LLVM 19.0.0git
CSEMIRBuilder.cpp
Go to the documentation of this file.
1//===-- llvm/CodeGen/GlobalISel/CSEMIRBuilder.cpp - MIBuilder--*- C++ -*-==//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8/// \file
9/// This file implements the CSEMIRBuilder class which CSEs as it builds
10/// instructions.
11//===----------------------------------------------------------------------===//
12//
13
20
21using namespace llvm;
22
23bool CSEMIRBuilder::dominates(MachineBasicBlock::const_iterator A,
25 auto MBBEnd = getMBB().end();
26 if (B == MBBEnd)
27 return true;
28 assert(A->getParent() == B->getParent() &&
29 "Iterators should be in same block");
30 const MachineBasicBlock *BBA = A->getParent();
32 for (; &*I != A && &*I != B; ++I)
33 ;
34 return &*I == A;
35}
36
38CSEMIRBuilder::getDominatingInstrForID(FoldingSetNodeID &ID,
39 void *&NodeInsertPos) {
40 GISelCSEInfo *CSEInfo = getCSEInfo();
41 assert(CSEInfo && "Can't get here without setting CSEInfo");
42 MachineBasicBlock *CurMBB = &getMBB();
44 CSEInfo->getMachineInstrIfExists(ID, CurMBB, NodeInsertPos);
45 if (MI) {
46 CSEInfo->countOpcodeHit(MI->getOpcode());
47 auto CurrPos = getInsertPt();
49 if (MII == CurrPos) {
50 // Move the insert point ahead of the instruction so any future uses of
51 // this builder will have the def ready.
52 setInsertPt(*CurMBB, std::next(MII));
53 } else if (!dominates(MI, CurrPos)) {
54 CurMBB->splice(CurrPos, CurMBB, MI);
55 }
56 return MachineInstrBuilder(getMF(), MI);
57 }
58 return MachineInstrBuilder();
59}
60
61bool CSEMIRBuilder::canPerformCSEForOpc(unsigned Opc) const {
62 const GISelCSEInfo *CSEInfo = getCSEInfo();
63 if (!CSEInfo || !CSEInfo->shouldCSE(Opc))
64 return false;
65 return true;
66}
67
68void CSEMIRBuilder::profileDstOp(const DstOp &Op,
70 switch (Op.getDstOpKind()) {
72 B.addNodeIDRegType(Op.getRegClass());
73 break;
75 // Regs can have LLT&(RB|RC). If those exist, profile them as well.
76 B.addNodeIDReg(Op.getReg());
77 break;
78 }
79 default:
80 B.addNodeIDRegType(Op.getLLTTy(*getMRI()));
81 break;
82 }
83}
84
85void CSEMIRBuilder::profileSrcOp(const SrcOp &Op,
87 switch (Op.getSrcOpKind()) {
89 B.addNodeIDImmediate(static_cast<int64_t>(Op.getImm()));
90 break;
92 B.addNodeIDImmediate(static_cast<int64_t>(Op.getPredicate()));
93 break;
94 default:
95 B.addNodeIDRegType(Op.getReg());
96 break;
97 }
98}
99
100void CSEMIRBuilder::profileMBBOpcode(GISelInstProfileBuilder &B,
101 unsigned Opc) const {
102 // First add the MBB (Local CSE).
103 B.addNodeIDMBB(&getMBB());
104 // Then add the opcode.
105 B.addNodeIDOpcode(Opc);
106}
107
108void CSEMIRBuilder::profileEverything(unsigned Opc, ArrayRef<DstOp> DstOps,
109 ArrayRef<SrcOp> SrcOps,
110 std::optional<unsigned> Flags,
111 GISelInstProfileBuilder &B) const {
112
113 profileMBBOpcode(B, Opc);
114 // Then add the DstOps.
115 profileDstOps(DstOps, B);
116 // Then add the SrcOps.
117 profileSrcOps(SrcOps, B);
118 // Add Flags if passed in.
119 if (Flags)
120 B.addNodeIDFlag(*Flags);
121}
122
123MachineInstrBuilder CSEMIRBuilder::memoizeMI(MachineInstrBuilder MIB,
124 void *NodeInsertPos) {
125 assert(canPerformCSEForOpc(MIB->getOpcode()) &&
126 "Attempting to CSE illegal op");
127 MachineInstr *MIBInstr = MIB;
128 getCSEInfo()->insertInstr(MIBInstr, NodeInsertPos);
129 return MIB;
130}
131
132bool CSEMIRBuilder::checkCopyToDefsPossible(ArrayRef<DstOp> DstOps) {
133 if (DstOps.size() == 1)
134 return true; // always possible to emit copy to just 1 vreg.
135
136 return llvm::all_of(DstOps, [](const DstOp &Op) {
137 DstOp::DstType DT = Op.getDstOpKind();
138 return DT == DstOp::DstType::Ty_LLT || DT == DstOp::DstType::Ty_RC;
139 });
140}
141
143CSEMIRBuilder::generateCopiesIfRequired(ArrayRef<DstOp> DstOps,
144 MachineInstrBuilder &MIB) {
145 assert(checkCopyToDefsPossible(DstOps) &&
146 "Impossible return a single MIB with copies to multiple defs");
147 if (DstOps.size() == 1) {
148 const DstOp &Op = DstOps[0];
149 if (Op.getDstOpKind() == DstOp::DstType::Ty_Reg)
150 return buildCopy(Op.getReg(), MIB.getReg(0));
151 }
152
153 // If we didn't generate a copy then we're re-using an existing node directly
154 // instead of emitting any code. Merge the debug location we wanted to emit
155 // into the instruction we're CSE'ing with. Debug locations arent part of the
156 // profile so we don't need to recompute it.
157 if (getDebugLoc()) {
159 if (Observer)
160 Observer->changingInstr(*MIB);
161 MIB->setDebugLoc(
163 if (Observer)
164 Observer->changedInstr(*MIB);
165 }
166
167 return MIB;
168}
169
171 ArrayRef<DstOp> DstOps,
172 ArrayRef<SrcOp> SrcOps,
173 std::optional<unsigned> Flag) {
174 switch (Opc) {
175 default:
176 break;
177 case TargetOpcode::G_ICMP: {
178 assert(SrcOps.size() == 3 && "Invalid sources");
179 assert(DstOps.size() == 1 && "Invalid dsts");
180 LLT SrcTy = SrcOps[1].getLLTTy(*getMRI());
181
182 if (std::optional<SmallVector<APInt>> Cst =
183 ConstantFoldICmp(SrcOps[0].getPredicate(), SrcOps[1].getReg(),
184 SrcOps[2].getReg(), *getMRI())) {
185 if (SrcTy.isVector())
186 return buildBuildVectorConstant(DstOps[0], *Cst);
187 return buildConstant(DstOps[0], Cst->front());
188 }
189 break;
190 }
191 case TargetOpcode::G_ADD:
192 case TargetOpcode::G_PTR_ADD:
193 case TargetOpcode::G_AND:
194 case TargetOpcode::G_ASHR:
195 case TargetOpcode::G_LSHR:
196 case TargetOpcode::G_MUL:
197 case TargetOpcode::G_OR:
198 case TargetOpcode::G_SHL:
199 case TargetOpcode::G_SUB:
200 case TargetOpcode::G_XOR:
201 case TargetOpcode::G_UDIV:
202 case TargetOpcode::G_SDIV:
203 case TargetOpcode::G_UREM:
204 case TargetOpcode::G_SREM:
205 case TargetOpcode::G_SMIN:
206 case TargetOpcode::G_SMAX:
207 case TargetOpcode::G_UMIN:
208 case TargetOpcode::G_UMAX: {
209 // Try to constant fold these.
210 assert(SrcOps.size() == 2 && "Invalid sources");
211 assert(DstOps.size() == 1 && "Invalid dsts");
212 LLT SrcTy = SrcOps[0].getLLTTy(*getMRI());
213
214 if (Opc == TargetOpcode::G_PTR_ADD &&
215 getDataLayout().isNonIntegralAddressSpace(SrcTy.getAddressSpace()))
216 break;
217
218 if (SrcTy.isVector()) {
219 // Try to constant fold vector constants.
221 Opc, SrcOps[0].getReg(), SrcOps[1].getReg(), *getMRI());
222 if (!VecCst.empty())
223 return buildBuildVectorConstant(DstOps[0], VecCst);
224 break;
225 }
226
227 if (std::optional<APInt> Cst = ConstantFoldBinOp(
228 Opc, SrcOps[0].getReg(), SrcOps[1].getReg(), *getMRI()))
229 return buildConstant(DstOps[0], *Cst);
230 break;
231 }
232 case TargetOpcode::G_FADD:
233 case TargetOpcode::G_FSUB:
234 case TargetOpcode::G_FMUL:
235 case TargetOpcode::G_FDIV:
236 case TargetOpcode::G_FREM:
237 case TargetOpcode::G_FMINNUM:
238 case TargetOpcode::G_FMAXNUM:
239 case TargetOpcode::G_FMINNUM_IEEE:
240 case TargetOpcode::G_FMAXNUM_IEEE:
241 case TargetOpcode::G_FMINIMUM:
242 case TargetOpcode::G_FMAXIMUM:
243 case TargetOpcode::G_FCOPYSIGN: {
244 // Try to constant fold these.
245 assert(SrcOps.size() == 2 && "Invalid sources");
246 assert(DstOps.size() == 1 && "Invalid dsts");
247 if (std::optional<APFloat> Cst = ConstantFoldFPBinOp(
248 Opc, SrcOps[0].getReg(), SrcOps[1].getReg(), *getMRI()))
249 return buildFConstant(DstOps[0], *Cst);
250 break;
251 }
252 case TargetOpcode::G_SEXT_INREG: {
253 assert(DstOps.size() == 1 && "Invalid dst ops");
254 assert(SrcOps.size() == 2 && "Invalid src ops");
255 const DstOp &Dst = DstOps[0];
256 const SrcOp &Src0 = SrcOps[0];
257 const SrcOp &Src1 = SrcOps[1];
258 if (auto MaybeCst =
259 ConstantFoldExtOp(Opc, Src0.getReg(), Src1.getImm(), *getMRI()))
260 return buildConstant(Dst, *MaybeCst);
261 break;
262 }
263 case TargetOpcode::G_SITOFP:
264 case TargetOpcode::G_UITOFP: {
265 // Try to constant fold these.
266 assert(SrcOps.size() == 1 && "Invalid sources");
267 assert(DstOps.size() == 1 && "Invalid dsts");
268 if (std::optional<APFloat> Cst = ConstantFoldIntToFloat(
269 Opc, DstOps[0].getLLTTy(*getMRI()), SrcOps[0].getReg(), *getMRI()))
270 return buildFConstant(DstOps[0], *Cst);
271 break;
272 }
273 case TargetOpcode::G_CTLZ:
274 case TargetOpcode::G_CTTZ: {
275 assert(SrcOps.size() == 1 && "Expected one source");
276 assert(DstOps.size() == 1 && "Expected one dest");
277 std::function<unsigned(APInt)> CB;
278 if (Opc == TargetOpcode::G_CTLZ)
279 CB = [](APInt V) -> unsigned { return V.countl_zero(); };
280 else
281 CB = [](APInt V) -> unsigned { return V.countTrailingZeros(); };
282 auto MaybeCsts = ConstantFoldCountZeros(SrcOps[0].getReg(), *getMRI(), CB);
283 if (!MaybeCsts)
284 break;
285 if (MaybeCsts->size() == 1)
286 return buildConstant(DstOps[0], (*MaybeCsts)[0]);
287 // This was a vector constant. Build a G_BUILD_VECTOR for them.
288 SmallVector<Register> ConstantRegs;
289 LLT VecTy = DstOps[0].getLLTTy(*getMRI());
290 for (unsigned Cst : *MaybeCsts)
291 ConstantRegs.emplace_back(
292 buildConstant(VecTy.getScalarType(), Cst).getReg(0));
293 return buildBuildVector(DstOps[0], ConstantRegs);
294 }
295 }
296 bool CanCopy = checkCopyToDefsPossible(DstOps);
297 if (!canPerformCSEForOpc(Opc))
298 return MachineIRBuilder::buildInstr(Opc, DstOps, SrcOps, Flag);
299 // If we can CSE this instruction, but involves generating copies to multiple
300 // regs, give up. This frequently happens to UNMERGEs.
301 if (!CanCopy) {
302 auto MIB = MachineIRBuilder::buildInstr(Opc, DstOps, SrcOps, Flag);
303 // CSEInfo would have tracked this instruction. Remove it from the temporary
304 // insts.
306 return MIB;
307 }
309 GISelInstProfileBuilder ProfBuilder(ID, *getMRI());
310 void *InsertPos = nullptr;
311 profileEverything(Opc, DstOps, SrcOps, Flag, ProfBuilder);
312 MachineInstrBuilder MIB = getDominatingInstrForID(ID, InsertPos);
313 if (MIB) {
314 // Handle generating copies here.
315 return generateCopiesIfRequired(DstOps, MIB);
316 }
317 // This instruction does not exist in the CSEInfo. Build it and CSE it.
318 MachineInstrBuilder NewMIB =
319 MachineIRBuilder::buildInstr(Opc, DstOps, SrcOps, Flag);
320 return memoizeMI(NewMIB, InsertPos);
321}
322
324 const ConstantInt &Val) {
325 constexpr unsigned Opc = TargetOpcode::G_CONSTANT;
326 if (!canPerformCSEForOpc(Opc))
327 return MachineIRBuilder::buildConstant(Res, Val);
328
329 // For vectors, CSE the element only for now.
330 LLT Ty = Res.getLLTTy(*getMRI());
331 if (Ty.isVector())
332 return buildSplatBuildVector(Res, buildConstant(Ty.getElementType(), Val));
333
335 GISelInstProfileBuilder ProfBuilder(ID, *getMRI());
336 void *InsertPos = nullptr;
337 profileMBBOpcode(ProfBuilder, Opc);
338 profileDstOp(Res, ProfBuilder);
340 MachineInstrBuilder MIB = getDominatingInstrForID(ID, InsertPos);
341 if (MIB) {
342 // Handle generating copies here.
343 return generateCopiesIfRequired({Res}, MIB);
344 }
345
347 return memoizeMI(NewMIB, InsertPos);
348}
349
351 const ConstantFP &Val) {
352 constexpr unsigned Opc = TargetOpcode::G_FCONSTANT;
353 if (!canPerformCSEForOpc(Opc))
354 return MachineIRBuilder::buildFConstant(Res, Val);
355
356 // For vectors, CSE the element only for now.
357 LLT Ty = Res.getLLTTy(*getMRI());
358 if (Ty.isVector())
360
362 GISelInstProfileBuilder ProfBuilder(ID, *getMRI());
363 void *InsertPos = nullptr;
364 profileMBBOpcode(ProfBuilder, Opc);
365 profileDstOp(Res, ProfBuilder);
367 MachineInstrBuilder MIB = getDominatingInstrForID(ID, InsertPos);
368 if (MIB) {
369 // Handle generating copies here.
370 return generateCopiesIfRequired({Res}, MIB);
371 }
373 return memoizeMI(NewMIB, InsertPos);
374}
static GCRegistry::Add< OcamlGC > B("ocaml", "ocaml 3.10-compatible GC")
static GCRegistry::Add< ErlangGC > A("erlang", "erlang-compatible garbage collector")
Provides analysis for continuously CSEing during GISel passes.
This file implements a version of MachineIRBuilder which CSEs insts within a MachineBasicBlock.
This contains common code to allow clients to notify changes to machine instr.
IRTranslator LLVM IR MI
#define I(x, y, z)
Definition: MD5.cpp:58
static unsigned getReg(const MCDisassembler *D, unsigned RC, unsigned RegNo)
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
Class for arbitrary precision integers.
Definition: APInt.h:76
ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...
Definition: ArrayRef.h:41
const T & front() const
front - Get the first element.
Definition: ArrayRef.h:168
size_t size() const
size - Get the array size.
Definition: ArrayRef.h:165
MachineInstrBuilder buildInstr(unsigned Opc, ArrayRef< DstOp > DstOps, ArrayRef< SrcOp > SrcOps, std::optional< unsigned > Flag=std::nullopt) override
MachineInstrBuilder buildFConstant(const DstOp &Res, const ConstantFP &Val) override
Build and insert Res = G_FCONSTANT Val.
MachineInstrBuilder buildConstant(const DstOp &Res, const ConstantInt &Val) override
Build and insert Res = G_CONSTANT Val.
ConstantFP - Floating Point Values [float, double].
Definition: Constants.h:268
This is the shared class of boolean and integer constants.
Definition: Constants.h:80
static DILocation * getMergedLocation(DILocation *LocA, DILocation *LocB)
When two instructions are combined into a single instruction we also need to combine the original loc...
This class represents an Operation in the Expression.
LLT getLLTTy(const MachineRegisterInfo &MRI) const
FoldingSetNodeID - This class is used to gather all the unique data bits of a node.
Definition: FoldingSet.h:320
The CSE Analysis object.
Definition: CSEInfo.h:69
bool shouldCSE(unsigned Opc) const
Definition: CSEInfo.cpp:230
void countOpcodeHit(unsigned Opc)
Definition: CSEInfo.cpp:172
void handleRemoveInst(MachineInstr *MI)
Remove this inst from the CSE map.
Definition: CSEInfo.cpp:211
Abstract class that contains various methods for clients to notify about changes.
virtual void changingInstr(MachineInstr &MI)=0
This instruction is about to be mutated in some way.
virtual void changedInstr(MachineInstr &MI)=0
This instruction was mutated in some way.
const GISelInstProfileBuilder & addNodeIDMachineOperand(const MachineOperand &MO) const
Definition: CSEInfo.cpp:406
constexpr bool isVector() const
Definition: LowLevelType.h:148
constexpr LLT getElementType() const
Returns the vector's element type. Only valid for vector types.
Definition: LowLevelType.h:290
constexpr unsigned getAddressSpace() const
Definition: LowLevelType.h:280
constexpr LLT getScalarType() const
Definition: LowLevelType.h:208
void splice(iterator Where, MachineBasicBlock *Other, iterator From)
Take an instruction from MBB 'Other' at the position From, and insert it into this MBB right before '...
MachineInstrBundleIterator< MachineInstr > iterator
void setInsertPt(MachineBasicBlock &MBB, MachineBasicBlock::iterator II)
Set the insertion point before the specified position.
GISelCSEInfo * getCSEInfo()
MachineBasicBlock::iterator getInsertPt()
Current insertion point for new instructions.
MachineInstrBuilder buildSplatBuildVector(const DstOp &Res, const SrcOp &Src)
Build and insert Res = G_BUILD_VECTOR with Src replicated to fill the number of elements.
MachineInstrBuilder buildBuildVector(const DstOp &Res, ArrayRef< Register > Ops)
Build and insert Res = G_BUILD_VECTOR Op0, ...
virtual MachineInstrBuilder buildFConstant(const DstOp &Res, const ConstantFP &Val)
Build and insert Res = G_FCONSTANT Val.
MachineInstrBuilder buildInstr(unsigned Opcode)
Build and insert <empty> = Opcode <empty>.
MachineInstrBuilder buildBuildVectorConstant(const DstOp &Res, ArrayRef< APInt > Ops)
Build and insert Res = G_BUILD_VECTOR Op0, ... where each OpN is built with G_CONSTANT.
MachineFunction & getMF()
Getter for the function we currently build.
const MachineBasicBlock & getMBB() const
Getter for the basic block we currently build.
const DebugLoc & getDebugLoc()
Get the current instruction's debug location.
MachineRegisterInfo * getMRI()
Getter for MRI.
MachineIRBuilderState & getState()
Getter for the State.
MachineInstrBuilder buildCopy(const DstOp &Res, const SrcOp &Op)
Build and insert Res = COPY Op.
const DataLayout & getDataLayout() const
virtual MachineInstrBuilder buildConstant(const DstOp &Res, const ConstantInt &Val)
Build and insert Res = G_CONSTANT Val.
Register getReg(unsigned Idx) const
Get the register for the operand index.
Representation of each machine instruction.
Definition: MachineInstr.h:69
unsigned getOpcode() const
Returns the opcode of this MachineInstr.
Definition: MachineInstr.h:546
const DebugLoc & getDebugLoc() const
Returns the debug location id of this MachineInstr.
Definition: MachineInstr.h:475
void setDebugLoc(DebugLoc DL)
Replace current source information with new such.
static MachineOperand CreateFPImm(const ConstantFP *CFP)
static MachineOperand CreateCImm(const ConstantInt *CI)
bool empty() const
Definition: SmallVector.h:94
reference emplace_back(ArgTypes &&... Args)
Definition: SmallVector.h:950
This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.
Definition: SmallVector.h:1209
int64_t getImm() const
Register getReg() const
unsigned ID
LLVM IR allows to use arbitrary numbers as calling convention identifiers.
Definition: CallingConv.h:24
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:18
bool all_of(R &&range, UnaryPredicate P)
Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly.
Definition: STLExtras.h:1722
std::optional< APFloat > ConstantFoldIntToFloat(unsigned Opcode, LLT DstTy, Register Src, const MachineRegisterInfo &MRI)
Definition: Utils.cpp:956
std::optional< APFloat > ConstantFoldFPBinOp(unsigned Opcode, const Register Op1, const Register Op2, const MachineRegisterInfo &MRI)
Definition: Utils.cpp:713
std::optional< SmallVector< unsigned > > ConstantFoldCountZeros(Register Src, const MachineRegisterInfo &MRI, std::function< unsigned(APInt)> CB)
Tries to constant fold a counting-zero operation (G_CTLZ or G_CTTZ) on Src.
Definition: Utils.cpp:969
std::optional< APInt > ConstantFoldExtOp(unsigned Opcode, const Register Op1, uint64_t Imm, const MachineRegisterInfo &MRI)
Definition: Utils.cpp:915
std::optional< APInt > ConstantFoldBinOp(unsigned Opcode, const Register Op1, const Register Op2, const MachineRegisterInfo &MRI)
Definition: Utils.cpp:644
std::optional< SmallVector< APInt > > ConstantFoldICmp(unsigned Pred, const Register Op1, const Register Op2, const MachineRegisterInfo &MRI)
Definition: Utils.cpp:1001
SmallVector< APInt > ConstantFoldVectorBinop(unsigned Opcode, const Register Op1, const Register Op2, const MachineRegisterInfo &MRI)
Tries to constant fold a vector binop with sources Op1 and Op2.
Definition: Utils.cpp:767
GISelChangeObserver * Observer