LLVM  10.0.0svn
X86MCTargetDesc.h
Go to the documentation of this file.
1 //===-- X86MCTargetDesc.h - X86 Target Descriptions -------------*- C++ -*-===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 //
9 // This file provides X86 specific target descriptions.
10 //
11 //===----------------------------------------------------------------------===//
12 
13 #ifndef LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H
14 #define LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H
15 
16 #include "llvm/MC/MCRegister.h"
17 #include "llvm/MC/MCStreamer.h"
18 #include "llvm/Support/DataTypes.h"
19 #include <string>
20 
21 namespace llvm {
22 class MCAsmBackend;
23 class MCCodeEmitter;
24 class MCContext;
25 class MCInstrInfo;
26 class MCObjectTargetWriter;
27 class MCObjectWriter;
28 class MCRegisterInfo;
29 class MCSubtargetInfo;
30 class MCRelocationInfo;
31 class MCTargetOptions;
32 class Target;
33 class Triple;
34 class StringRef;
35 class raw_ostream;
36 class raw_pwrite_stream;
37 
38 /// Flavour of dwarf regnumbers
39 ///
40 namespace DWARFFlavour {
41  enum {
43  };
44 }
45 
46 /// Native X86 register numbers
47 ///
48 namespace N86 {
49  enum {
50  EAX = 0, ECX = 1, EDX = 2, EBX = 3, ESP = 4, EBP = 5, ESI = 6, EDI = 7
51  };
52 }
53 
54 namespace X86_MC {
55 std::string ParseX86Triple(const Triple &TT);
56 
57 unsigned getDwarfRegFlavour(const Triple &TT, bool isEH);
58 
60 
61 /// Create a X86 MCSubtargetInfo instance. This is exposed so Asm parser, etc.
62 /// do not need to go through TargetRegistry.
64  StringRef FS);
65 }
66 
68  const MCRegisterInfo &MRI,
69  MCContext &Ctx);
70 
72  const MCSubtargetInfo &STI,
73  const MCRegisterInfo &MRI,
74  const MCTargetOptions &Options);
76  const MCSubtargetInfo &STI,
77  const MCRegisterInfo &MRI,
78  const MCTargetOptions &Options);
79 
80 /// Implements X86-only directives for assembly emission.
83  MCInstPrinter *InstPrint,
84  bool isVerboseAsm);
85 
86 /// Implements X86-only directives for object files.
88  const MCSubtargetInfo &STI);
89 
90 /// Construct an X86 Windows COFF machine code streamer which will generate
91 /// PE/COFF format object files.
92 ///
93 /// Takes ownership of \p AB and \p CE.
95  std::unique_ptr<MCAsmBackend> &&AB,
96  std::unique_ptr<MCObjectWriter> &&OW,
97  std::unique_ptr<MCCodeEmitter> &&CE,
98  bool RelaxAll,
99  bool IncrementalLinkerCompatible);
100 
101 /// Construct an X86 Mach-O object writer.
102 std::unique_ptr<MCObjectTargetWriter>
103 createX86MachObjectWriter(bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype);
104 
105 /// Construct an X86 ELF object writer.
106 std::unique_ptr<MCObjectTargetWriter>
107 createX86ELFObjectWriter(bool IsELF64, uint8_t OSABI, uint16_t EMachine);
108 /// Construct an X86 Win COFF object writer.
109 std::unique_ptr<MCObjectTargetWriter>
110 createX86WinCOFFObjectWriter(bool Is64Bit);
111 
112 /// Returns the sub or super register of a specific X86 register.
113 /// e.g. getX86SubSuperRegister(X86::EAX, 16) returns X86::AX.
114 /// Aborts on error.
115 MCRegister getX86SubSuperRegister(MCRegister, unsigned, bool High=false);
116 
117 /// Returns the sub or super register of a specific X86 register.
118 /// Like getX86SubSuperRegister() but returns 0 on error.
120  bool High = false);
121 
122 } // End llvm namespace
123 
124 
125 // Defines symbolic names for X86 registers. This defines a mapping from
126 // register name to register number.
127 //
128 #define GET_REGINFO_ENUM
129 #include "X86GenRegisterInfo.inc"
130 
131 // Defines symbolic names for the X86 instructions.
132 //
133 #define GET_INSTRINFO_ENUM
134 #define GET_INSTRINFO_MC_HELPER_DECLS
135 #include "X86GenInstrInfo.inc"
136 
137 #define GET_SUBTARGETINFO_ENUM
138 #include "X86GenSubtargetInfo.inc"
139 
140 #endif
uint64_t CallInst * C
Wrapper class representing physical registers. Should be passed by value.
Definition: MCRegister.h:22
This class represents lattice values for constants.
Definition: AllocatorList.h:23
MCRegister getX86SubSuperRegisterOrZero(MCRegister, unsigned, bool High=false)
Returns the sub or super register of a specific X86 register.
formatted_raw_ostream - A raw_ostream that wraps another one and keeps track of line and column posit...
MCTargetStreamer * createX86ObjectTargetStreamer(MCStreamer &OS, const MCSubtargetInfo &STI)
Implements X86-only directives for object files.
Target specific streamer interface.
Definition: MCStreamer.h:84
std::unique_ptr< MCObjectTargetWriter > createX86MachObjectWriter(bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype)
Construct an X86 Mach-O object writer.
unsigned getDwarfRegFlavour(const Triple &TT, bool isEH)
MCRegister getX86SubSuperRegister(MCRegister, unsigned, bool High=false)
Returns the sub or super register of a specific X86 register.
uint64_t High
std::string ParseX86Triple(const Triple &TT)
MCAsmBackend * createX86_32AsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &MCII, const MCRegisterInfo &MRI, MCContext &Ctx)
MCAsmBackend * createX86_64AsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
Context object for machine code objects.
Definition: MCContext.h:65
std::unique_ptr< MCObjectTargetWriter > createX86ELFObjectWriter(bool IsELF64, uint8_t OSABI, uint16_t EMachine)
Construct an X86 ELF object writer.
std::unique_ptr< MCObjectTargetWriter > createX86WinCOFFObjectWriter(bool Is64Bit)
Construct an X86 Win COFF object writer.
MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...
Streaming machine code generation interface.
Definition: MCStreamer.h:189
unsigned const MachineRegisterInfo * MRI
MCCodeEmitter - Generic instruction encoding interface.
Definition: MCCodeEmitter.h:21
Interface to description of machine instruction set.
Definition: MCInstrInfo.h:23
MCStreamer * createX86WinCOFFStreamer(MCContext &C, std::unique_ptr< MCAsmBackend > &&AB, std::unique_ptr< MCObjectWriter > &&OW, std::unique_ptr< MCCodeEmitter > &&CE, bool RelaxAll, bool IncrementalLinkerCompatible)
Construct an X86 Windows COFF machine code streamer which will generate PE/COFF format object files...
MCTargetStreamer * createX86AsmTargetStreamer(MCStreamer &S, formatted_raw_ostream &OS, MCInstPrinter *InstPrint, bool isVerboseAsm)
Implements X86-only directives for assembly emission.
Triple - Helper class for working with autoconf configuration names.
Definition: Triple.h:43
MCSubtargetInfo * createX86MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS)
Create a X86 MCSubtargetInfo instance.
void initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI)
Target - Wrapper for Target specific information.
This is an instance of a target assembly language printer that converts an MCInst to valid target ass...
Definition: MCInstPrinter.h:39
Generic base class for all target subtargets.
Generic interface to target specific assembler backends.
Definition: MCAsmBackend.h:41
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:48