CARTS: Enabling Event-Driven Task and Data Block Compilation for Distributed HPC

Rafael Andres Herrera Guaitero

PhD Candidate
University of Delaware

Saturday, March 1



Contributors

- Joseph B. Manzano Franco
 Pacific Northwest National Laboratory
- Joshua D. Suetterlein
 Pacific Northwest National Laboratory
- Xiaoming Li
 University of Delaware
- Andres Marquez
 Pacific Northwest National Laboratory

Outline



MOTIVATION & CONTEXT

CARTS: COMPILER FOR ARTS

FUTURE WORK

Motivation & Context - I



- **Evolving Architectures:** Modern HPC and AI/ML workloads demand architectures that efficiently leverage memory systems.
- Hardware Heterogeneity: The rise of multi-core CPUs, GPUs, and specialized accelerators creates complexity in managing resources.
- **Performance Pressure:** Increased demand for efficient concurrency, synchronization, and communication in large-scale systems.

Motivation & Context - II




- **OpenMP:** A widely adopted standard in C/C++ for specifying parallel regions, tasks, and dependencies through intuitive pragmas.
- MLIR: A flexible intermediate representation framework that supports multi-level optimizations and custom dialects, bridging high-level abstractions with low-level execution details.
- ARTS (Abstract RunTime System) is a runtime infrastructure engineered for fine-grained concurrency and efficient task scheduling in distributed systems

Motivation & Context - III



Asynchronous RunTime System (ARTS)

It provides users with a distributed global address space, a distributed memory model, and synchronization constructs to write efficient applications on a massively parallel system.



What is the need?


Compiler Infrastructure for ARTS




Compiler for ARTS




A task-centric compiler pipeline that transforms OpenMP-annotated C/C++ code into an ARTS-friendly format using MLIR.













1 - C/C++ + OpenMP support






2 – Mapping to ARTS






3 – EDTs Analysis and Optimization






4 – Data Blocks Identification





5 – Data Blocks Analysis






6 – Data Blocks Optimization




16




7 – Events Creation






8 – Other Optimizations





9 – Conversion to LLVM IR





10 - Output

Future Work



Test the infrastructure with different benchmarks.



Provide support to more OpenMP Constructs (e.g. for, barriers, locks...)



Advanced Transformation Passes.



Memory-Centric Optimizations based on a Memory cost model



Feedback-Directed Compilation.



Domain-Specific Extensions



Acknowledgments

- This work is supported by the US DOE Office of Science project "Advanced Memory to Support Artificial Intelligence for Science" at PNNL. PNNL is operated by Battelle Memorial Institute under Contract DEAC06-76RL01830.
- LLVM Foundation for the travel award.

Thank you! Any questions?





Rafael Andres Herrera Guaitero rafaelhg@udel.edu
Phd Candidate at University of Delaware