LLVM vs. GCC on RISC-V Using SPEC CPU Benchmarks: Methods, Gaps, and Optimizations

Yongtai Li, Chunyu Liao, Ji Qiu PLCT Lab. ISCAS {liyongtai, chunyu, qiuji}@iscas.ac.cn 2025/6/10

Table of Contents

- Background & Motivation
- Methods
- Gaps
- Optimizations
- Conclusion & Future Work

Background & Motivation

- RISC-V is growing fast in both embedded systems and high-performance computing. Code size is crucial for embedded systems, while dynamic instruction count matters a lot for HPC.
- SPEC CPU, as an industry-standard benchmark, evaluates compiler performance across diverse workloads.
- Our goal is to analyze how LLVM and GCC perform in these aspects and identify potential improvements.

Methods

How We Tested

- 1. Build Compilers & Benchmarks
- 2. Run and collect data
- 3. Automation

Build Compilers & Benchmarks

Hardware: Milk-V Pioneer Box, 64 cores C920


Commit: GGC - d28ea8e5a704, LLVM - c9a6e993f7b3

Flags: -Ofast , -flto for C/C++, -Ofast for fortran

Targets: rv64gc_zba_zbb_zbs , rv64gcv_zba_zbb_zbs

Prepare the runtime environment, which includes input data and the specemds.cmd file.

runcpu --config label.cfg --action runsetup intspeed



- exchage2_r.exe : Placeholder for the executable to be tested.
- puzzles.txt : Input data.
- speccmds.cmd , compare.cmd : Control files

We can use the specinvoke command to see how the tests run as described in speccmds.cmd

```
$ specinvoke -n speccmds.cmd
# specinvoke r4356
# Invoked as: specinvoke -n speccmds.cmd
# timer ticks over every 1000 ns
# Use another -n on the command line to see chdir commands and env dump
# Starting run for copy #0
../run_base_refrate_llvm-c9a6e993f7b3-rv64gc_zba_zbb_zbs-64.0000/\
exchange2_r_base.llvm-c9a6e993f7b3-rv64gc_zba_zbb_zbs-64 6 > exchange2.txt 2>> exchange2.err
specinvoke exit: rc=0
```

Data Collection

Code Size: strip binaries and measure their sizes.

DIC: Run tests using QEMU with the insn plugin.

```
$ path/to/qemu-riscv64 -plugin path/to/plugin/libinsn.so -d plugin ./demo
```

cpu 0 insns: 20250610
total insns: 20250610


https://qemu-stsquad.readthedocs.io/en/latest/devel/tcg-plugins.html https://github.com/qemu/qemu/blob/master/tests/tcg/plugins/insn.c


Automation

Now we can run any of the SPEC CPU benchmarks in QEMU and get the instruction count for it.


But such a process is tedious and inefficient, so we wrote an automated tool to handle this.


It has a web frontend that uploads a tarball containing several benchmark binaries, and then it can run these tests simultaneously using multiple QEMU processes





https://github.com/sihuan/countspec





Code Size Comparison

Table 1: LLVM Code Size Relative to GCC (Scalar)


Range	C/C++	Fortran
	508,541,507,519,531	527
< 0.9	557,538,525,505,544	
0.9-1	500,502	
1-1.1	511,510,520	
> 1.1	523,526	521,554,549,548,503

Google Sheet QR Code




Benchmark	gcc s	gcc v	llvm s	llvm v	Ilvms/gccs	llvmv/gccv
508.namd_r	645960	658328	408984	426632	63.31%	64.81%
541.leela_r	105288	109464	80056	83656	76.04%	76.42%
527.cam4_r	18509560	19053760	11304944	11878504	61.08%	62.34%
519.lbm_r	18864	18952	14808	15088	78.50%	79.61%
531.deepsjeng_r	76120	80296	60992	79288	80.13%	98.74%
557.xz_r	137544	141736	113904	119952	82.81%	84.63%
538.imagick_r	1400704	1429464	1195560	1206960	85.35%	84.43%
525.x264_r	1015032	1076800	883728	936640	87.06%	86.98%
505.mcf_r	22808	22896	19888	21144	87.20%	92.35%
544.nab_r	91712	91808	82272	83744	89.71%	91.22%
500.perlbench_r	2276592	2309456	2062088	2075928	90.58%	89.89%
502.gcc_r	9562056	9635904	9071992	9368568	94.87%	97.23%
511.povray_r	1013680	1038416	1044176	1075616	103.01%	103.58%
510.parest_r	1514696	1599968	1625808	1740664	107.34%	108.79%
520.omnetpp_r	1633032	1649488	1767824	1774944	108.25%	107.61%
523.xalancbmk_r	3156704	3226480	3667744	3726384	116.19%	115.49%
526.blender_r	14898976	15154768	17502152	17710776	117.47%	116.87%
Benchmark	gcc s	gcc v	llvm s	llvm v	llvms/gccs	llvmv/gccv
527.cam4_r	18509560		11304944	11878504	61.08%	62.34%
521.wrf_r	30947416	35897608	41985072	48908776	135.67%	136.25%
554.roms r	840072		2109832	2393064	251.15%	182.48%
549.fotonik3d r	299200		891232	957944		293.21%
548.exchange2 r	127456		1428760	1464288	1120.98%	990.72%
503.bwaves_r	27136			560992		1264.63%

Dynamic Instruction Count



Dynamic Instruction Count



Dynamic Instruction Count

Table 2: V-Ext DIC Reduction

Suit	GCC	LLVM
int-rate avg.	6.45%	4.22%
fp-rate avg.	11.73%	16.84%
all avg.	9.43%	11.35%

Optimizations

548_exchange_r

The 548.exchange2_r benchmark is a Sudoku solver for 9×9 grids, written in Fortran 95 with approximately 1,600 lines of code. The program heavily relies on recursion, with a maximum recursion depth of up to 8 levels. Notably, it does not perform any floating-point operations, focusing entirely on integer computations.

The performance difference between GCC and LLVM is significant: LLVM executes approximately twice as many dynamic instructions. This trend holds consistently across both x86 and ARM architectures.

https://www.spec.org/cpu2017/Docs/benchmarks/548.exchange2_r.html

Subsequent experiments were conducted exclusively on the RV64GC platform, primarily utilizing the objdump and perf tools for analysis.

How to manually compile this 548_exchange benchmark?

```
flang-new -c -o exchange2.fppized.o -march=rv64gc -Ofast exchange2.fppized.f90 flang-new -march=rv64gc -Ofast exchange2.fppized.o -o exchange2_r
```

• How to manually run the tests?

```
./exchange2_r 0 # test size, solve the first problem in `puzzles.txt`
./exchange2_r 6 # ref size, solve all the six problems in `puzzles.txt`
```

We used perf to record some data for test size tests:

```
perf stat ./exchange2_r 0
perf report
```

GCC:

```
# Overhead Command
                        Shared Object
                                                    Symbol
                                                    [.] brute force MOD digits 2.constprop.4.isra.0
           exchange2 r exchange2 r
                                                    [.] brute force MOD digits 2.constprop.3.isra.0
           exchange2 r exchange2 r
           exchange2 r exchange2 r
                                                    [.] brute force MOD digits 2.constprop.6.isra.0
                                                    [.] gfortran mminloc0 4 i4
           exchange2 r libgfortran.so.5.0.0
                                                    [.] logic MOD new solver
           exchange2 r exchange2 r
                                                    [.] brute force MOD digits 2.constprop.5.isra.0
           exchange2 r exchange2 r
           exchange2 r exchange2 r
                                                    [.] specific.4
           exchange2 r exchange2 r
                                                    [.] brute force MOD digits 2.constprop.7.isra.0
           exchange2 r exchange2 r
$xrv64i2p1 m2p0 a2p1 f2p2 d2p2 c2p0 zicsr2p0 zifencei2p0 zmmul1p0
           exchange2 r exchange2 r
                                                    [.] hidden pairs.2
           exchange2 r exchange2 r
                                                    [.] naked triplets.1
           exchange2 r exchange2 r
                                                    [.] brute force MOD brute
                                                    [.] brute force MOD digits 2.constprop.2.isra.0
           exchange2 r exchange2 r
           exchange2_r exchange2_r
                                                    [.] __brute_force_MOD_digits_2.constprop.1.isra.0
                                                    [.] brute force MOD covered.constprop.0.isra.0
           exchange2 r exchange2 r
     0.12% exchange2 r exchange2 r
                                                    [.] brute force MOD rearrange.isra.0
```

LLVM:

# Overhead	Command	Shared Object	Symbol	
88.78%	exchange2_r	exchange2_r	[.] _QMbrute_forcePdigits_2	
5.78%	exchange2_r	exchange2_r	[.] _QMlogicFnew_solverPspecific	
1.34%	exchange2_r	exchange2_r	[.] _QMlogicPnew_solver	
0.67%	exchange2_r	exchange2_r	[.] _QMlogicFnew_solverPhidden_triplets	
0.33%	exchange2_r	exchange2_r	[.] _QMlogicFnew_solverPhidden_pairs	
0.28%	exchange2_r	exchange2_r	[.] _QMlogicFnew_solverPnaked_triplets	
0.28%	exchange2_r	exchange2_r	[.] _QMlogicFnew_solverPnaked_pairs	
0.20%	exchange2_r	exchange2_r	[.] Fortran::runtime::Assign	
0.19%	exchange2_r	exchange2_r	[.] _QMbrute_forcePbrute	
0.16%	exchange2_r	exchange2_r	[.] Fortran::runtime::ReduceDimToScalar <int,< td=""><td></td></int,<>	
Fortran::ru	ntime::Extrem	umLocAccumulator <fortran::run< td=""><td>time::NumericCompare<int, false="" true,=""> > ></int,></td><td></td></fortran::run<>	time::NumericCompare <int, false="" true,=""> > ></int,>	
0.15%	exchange2_r	libc.so.6	[.] memcpy	
0.15%	exchange2_r	libc.so.6	[.] memset	
0.15%	exchange2_r	exchange2_r	[.] _QMlogicFnew_solverPx_wing	
0.12%	exchange2_r	libc.so.6	[.] _int_free	4.0
0.11%	exchange2_r	libc.so.6	[.] malloc	19
0.10%	exchange2_r	exchange2_r	[.] _QMbrute_forcePcovered	

GCC:

```
$ objdump --disassemble=_brute_force_MOD_digits_2.isra.0 exchange2_r | wc -1
2312
$ for i in {1..7}; do objdump --disassemble=_brute_force_MOD_digits_2.constprop.${i}.isra.0 exchange2_r | wc -1; done
1094
922
1094
1145
752
925
1025
```

LLVM:

```
$ objdump --disassemble=_QMbrute_forcePdigits_2 exchange2_r | wc -1
2794
```

Based on the preliminary analysis of perf, the digits_2 function in the GCC version has been split into forms like __brute_force_MOD_digits_2.constprop.\${1-7}.isra.0, and the static assembly code lines of these functions are much smaller than those in LLVM.

In GCC, the hotspot function digits_2 is split into several specialized versions. This specialization is caused by interprocedural constant propagation optimization (IPA-CP). One of the main effects of this optimization is the elimination of conditional branches.

Therefore, the assembly line count for each specialized version of the function is smaller.

The corresponding optimization pass in LLVM is IPSCCP Pass.

Disable this optimization in GCC by add the -fno-ipa-cp flag

	gcc -fno-ipa-cp	gcc
exchange2_r 0	93,554,141,493	55,981,214,885


The number of instructions has almost doubled!

Manually running an extra IPSCCP Pass

```
flang-new -c -emit-llvm -o exchange2.fppized.ll -march=rv64gc -Ofast exchange2.fppized.f90
opt -passes="ipsccp" exchange2.fppized.ll -o exchange2.fppized.ipsccp.ll
flang-new -march=rv64gc -Ofast fppized.ipsccp.ll -o exchange2_r
```

	llvm	Ilvm with extra IPSCCP
exchange2_r 0	114,450,486,604	70,380,347,586

The number of instructions has decreased, and through disassembly, it was found that digits_2 was also split into something like _QMbrute_forcePdigits_2.specialized.3.



Repeatedly running the IPSCCP pass after the inliner pipeline will be effective.

```
$ objdump -D exchange2_r_patched_llvm | grep "digits_2.*:$"
000000000011ab0 <_QMbrute_forcePdigits_2:
0000000000018a4e <_QMbrute_forcePdigits_2.specialized.1>:
0000000000019820 <_QMbrute_forcePdigits_2.specialized.2>:
000000000001a436 <_QMbrute_forcePdigits_2.specialized.3>:
000000000001ae78 <_QMbrute_forcePdigits_2.specialized.4>:
000000000001ba8e <_QMbrute_forcePdigits_2.specialized.5>:
000000000001c7e6 <_QMbrute_forcePdigits_2.specialized.6>:
000000000001d072 <_QMbrute_forcePdigits_2.specialized.7>:
0000000000001dad0 <_QMbrute_forcePdigits_2.specialized.8>:
```

Compiler	Instructions on rv64gc
GCC #d28ea8e5	55,965,728,914
LLVM #62d44fbd	105,416,890,241
LLVM #62d44fbd with patch	62,693,427,761

Compiler	cpu_atom instructions on x86_64
LLVM #62d44fbd	100,147,914,793
LLVM #62d44fbd with patch	53,077,337,115

BUT

- Running IPSCCP twice causes a massive compile-time regression
- Simply running Argument Promotion before IPSCCP is enough

https://github.com/llvm/llvm-project/pull/111163

473.astar

471.astar (pronounced: A-star) is derived from a portable 2D path-finding library that is used in game's AI. This library implements three different path-finding algorithms: First is the well known A* algorithm for maps with passable and non-passable terrain types. Second is a modification of the A* path finding algorithm for maps with different terrain types and different move speed. Third is an implementation of A* algorithm for graphs. This is formed by map regions with neighborhood relationship. The library also includes pseudo-intellectual functions for map region determination.

https://www.spec.org/cpu2006/Docs/473.astar.html

		ent 'cycles', Event count	(approx.): 28022698026			ent 'cycles', Event count	: (appro	x.): 32218702930
		Shared Object	Symb				Shared Object		mbol
40.99%	astar	astar		wayobj::makebound2 ◆	37.45%	astar	astar] wayobj::makebound2 ◆
30.06%		astar		regwayobj::makebound2	22.86%	astar	astar] way2obj::releasepoint
15.51%	astar	astar		way2obj::releasepoint	18.68%	astar	astar] regwayobj::makebound2
7.76%	astar	astar		regmngobj::getregfillnum	9.14%	astar	astar] regwayobj::isaddtobound
1.92%	astar	astar		way2obj::fill	6.35%	astar	astar] regmngobj::getregfillnum
1.50%	astar	astar		regwayobj::getway	2.18%	astar	astar] way2obj::fill
0.31%	astar	astar		wayobj::createwayar	1.22%	astar	astar] regwayobj::getway
0.23%	astar	astar		regboundobj::makebound2	0.44%	astar	astar] wayobj::createwayar
0.21%	astar	astar		regmngobj::defineneighborh	0.21%	astar	astar] regboundobj::makebound2
0.17%	astar	libc.so.6		malloc	0.13%	astar	astar] regmngobj::defineneighbor
0.13%	astar	astar		regmngobj::makebound2	0.12%	astar	astar] regwayobj::fill
0.12%	astar	libc.so.6		_int_free	0.12%	astar	libc.so.6] malloc
0.12%	astar	astar		wayobj::fill	0.11%	astar	astar] wayobj::fill
0.11%	astar	astar		regwayobj::fill	0.11%		astar] regmngobj::makebound2
0.08%	astar	astar		main	0.09%	astar	libc.so.6] _int_free
0.07%	astar	libc.so.6		_int_malloc	0.09%	astar	astar] main
0.07%	astar	astar		way2obj::createwayar	0.06%	astar	astar] way2obj::createwayar
0.06%	astar	astar		<pre>wayobj::makeobstaclebound2</pre>	0.05%		libc.so.6] free
0.05%	astar	libc.so.6		free	0.05%	astar	libc.so.6] _int_malloc
0.03%	astar	astar		regboundobj::firststep	0.04%	astar	astar] wayobj::makeobstaclebound
0.03%	astar	astar		regobj::create	0.04%	astar	astar] regboundobj::firststep
0.03%	astar	[kernel.kallsyms]	[k]	memset	0.03%	astar	astar] random1
0.03%	astar	astar		regmngobj::createregions	0.03%	astar	libc.so.6] unlink_chunk.constprop.0
0.03%	astar	astar		regmngobj::enlargeneighbor	0.02%	astar	astar		
0.02%	astar	astar		random1	0.02%	astar	astar		
0.02%	astar	libc.so.6		unlink_chunk.constprop.0	0.02%	astar	astar		
0.02%	astar	astar		regmngobj::definemiddlereg	0.02%	astar	[kernel.kallsyms]	[k] memset
0.02%	astar	astar		regmngobj::findfreeplace	0.02%	astar	astar] regmngobj::findfreeplace
0.02%	astar	astar		regboundobj::step	0.02%	astar	astar] regobj::makebound2
0.02%	astar	[kernel.kallsyms]	[k]	_raw_spin_unlock_irqrestor	0.02%	astar	[kernel.kallsyms]] change_protection
0.01%	astar	astar		myrandom	0.01%	astar	astar] myrandom
0.01%	astar	[kernel.kallsyms]		change_protection	0.01%	astar	astar] regboundobj::step
0.01%	astar	libc.so.6		_wordcopy_fwd_aligned	0.01%	astar	[kernel.kallsyms]] _raw_spin_unlock_irqresto
0.01%	astar	astar		regmngobj::addregions	0.01%	astar	[kernel.kallsyms]	[k]handle_mm_fault

The key function snippet:

```
void way2obj::releasepoint(i32 px, i32 py) {
   i32 x,y;
   i32 x1,y1,x2,y2;
   i32 mindist,dist;
   bool flcenter;

if (waymap[px+py*mapsizex].fillnum==fillnum)
    return;
   // ... omitted ...
}
```

			ing 1 total	
1			oj12releasepointEii>:	
2	14876:	6785		5,0x1
3	14878:	97aa		15, a5, a0
4	1487a:	1487a783		5,328(a5) # 1148 <abi_tag-0xf14c></abi_tag-0xf14c>
5	1487e:	6518		4,8(a0)
6	14880:	01055683	lhu a	3,16(a0)
7	14884:	02c787bb	mulw a	15,a5,a2
8	14888:	9fad	addw a	5,a5,a1
9	1488a:	078a	sll a	15,a5,0x2
10	1488c:	97ba	add a	5,a5,a4
11	1488e:	0007d703	lhu a	4,0(a5)
12	14892:	30d70863	beq a	4,a3,14ba2 ZN7way2obj12releasepointEii+0x32c>
13	14896:	7175	add s	sp,sp,-144
14	14898:	f8ca	sd s	2,112(sp)
15	1489a:	e4de	sd s	57,72(sp)
16	1489c:	e0e2	sd s	8,64(sp)
17	1489e:	fc66		9,56(sp)
18	148a0:	e506	sd r	ra,136(sp)
19	148a2:	f4ce		3,104(sp)
20	148a4:	ecd6		55,88(sp)
21	148a6:	f46e	sd s	11,40(sp)
22	# omitted			, , , , ,
23	14b5e:	640a	ld s	0,128(sp)
24	14b60:	7 4e6		1,120(sp)
25	14b62:	7a06	ld s	4,96(sp)
26	14b64:	6b46	ld s	66,80(sp)
27	14b66:	7d42		10,48(sp)
28	14b68:	02dc87bb		15, s9, a3
29	14b6c:	017787bb		15,a5,s7
30	14b70:	963e		2,a2,a5
31	14b72:	00064703	lbu a	4,0(a2)
32	14b76:	078a		15,a5,0x2
33	14b78:	95be		1,a1,a5
34	14b7a:	00e907b3		15,s2,a4
35	14b7e:	0127c783		n5,18(a5)
36	14b82:	00f59123		15,2(a1)
37	14b86:	6785		15,0x1
38	14b88:	993e		52,s2,a5
39	14b8a:	12492783		15,292(s2)
40	14b8e:	e77795e3		15,s7,149f8 <_ZN7way2obj12releasepointEii+0x182>
41	14b92:	12892783		15,296(s2)
42	14b96:	e79791e3		15,s9,149f8 < ZN7way2obj12releasepointEii+0x182>
43	14b9a:	4785		15,1
44	14b9a:	12f90a23		15,308(s ₂)
45	14ba0:	bda1		.49f9 < ZN7way2obj12releasepointEii+0x182>
46	14ba2:	8082	ret Z	-211/ way 200 Jizi eteasehotiitettitov102/
40	14002.	0002	160	

```
0000000000003fd8 <_ZN7way2obj12releasepointEii>:
         3fd8:
                     7155
                                            add
                                                    sp,sp,-208
         3fda:
                     e586
                                            sd
                                                    ra,200(sp)
4
         3fdc:
                     e1a2
                                            sd
                                                    s0,192(sp)
                                                    s1,184(sp)
         3fde:
                    fd26
                                            sd
         3fe0:
                     f94a
                                            sd
                                                    s2,176(sp)
         3fe2:
                     f54e
                                            sd
                                                    s3,168(sp)
         3fe4:
                     f152
                                            sd
                                                    s4,160(sp)
                                            sd
9
         3fe6:
                     ed56
                                                    s5,152(sp)
10
         3fe8:
                     e95a
                                            sd
                                                    s6,144(sp)
11
         3fea:
                     e55e
                                            sd
                                                    s7,136(sp)
12
                                            sd
         3fec:
                     e162
                                                    s8,128(sp)
13
         3fee:
                    fce6
                                            sd
                                                    s9,120(sp)
14
                                            sd
         3ff0:
                     f8ea
                                                    s10,112(sp)
15
         3ff2:
                    f4ee
                                            sd
                                                    s11,104(sp)
16
         3ff4:
                     872a
17
                                            lui
         3ff6:
                    6505
                                                    a0,0x1
18
         3ff8:
                    1205051b
                                            addw
                                                    a0,a0,288 # 1120 <_ZN6wayobj11createwayarEiiRP8point16tRi+0x48>
19
                                            add
         3ffc:
                     00a70833
                                                    a6,a4,a0
20
                                            lw
         4000:
                     02882503
                                                    a0,40(a6)
21
         4004:
                     84ae
                                            mν
                                                    s1,a1
22
                                            1d
                                                    a1,8(a4)
         4006:
                     670c
23
         4008:
                    02c50533
                                            mul
                                                    a0,a0,a2
24
                     9d25
                                            addw
         400c:
                                                    a0,a0,s1
25
                                            sll
         400e:
                     050a
                                                    a0,a0,0x2
26
                     952e
                                            add
                                                    a0,a0,a1
         4010:
27
                                            lhu
                     00055683
                                                    a3,0(a0)
         4012:
28
         4016:
                                            lhu
                     01075583
                                                    a1,16(a4) /
29
                                            beq
                                                    a3,a1,420c < ZN7way2obj12releasepointEii+0x234>
         401a:
                     1eb68963
30
       .. omitted ...
31
         420c:
                     60ae
                                            ld
                                                    ra,200(sp)
32
                                            ld
                     640e
                                                    s0,192(sp)
         420e:
                                            ld
33
                                                    s1,184(sp)
         4210:
                     74ea
34
                                            ld
         4212:
                     794a
                                                    s2,176(sp)
35
                                            ld
                                                    s3,168(sp)
         4214:
                    79aa
36
                                            ld
         4216:
                     7a0a
                                                    s4,160(sp)
37
                                            ld
                                                    s5,152(sp)
         4218:
                     6aea
38
                                            ld
                     6b4a
                                                    s6,144(sp)
         421a:
39
                                            ld
         421c:
                     6baa
                                                    s7,136(sp)
40
                                            ld
                                                    s8,128(sp)
         421e:
                     6c0a
41
                                            ld
         4220:
                     7ce6
                                                    s9,120(sp)
42
                                            ld
         4222:
                     7d46
                                                    s10,112(sp)
43
         4224:
                                            ld
                                                    s11,104(sp)
                     7da6
44
         4226:
                    6169
                                            add
                                                    sp,sp,208
45
         4228:
                     8082
                                            ret
46
                                            lw
                                                    a0,40(a6)
         422a:
                     02882503
47
                                            ld
         422e:
                     630c
                                                    a1,0(a4)
48
         4230:
                     02c50533
                                            mul
                                                    a0,a0,a2
49
         4234:
                    9d25
                                            addw
                                                    a0,a0,s1
50
         4236:
                     95aa
                                            add
                                                    a1,a1,a0
51
         4238:
                     0005c583
                                            lbu
                                                    a1,0(a1)
52
                                            add
         423c:
                    95ba
                                                    a1,a1,a4
53
                                            1bu
         423e:
                     0125c583
                                                    a1,18(a1)
54
         4242:
                     9d2e
                                            add
                                                    s10,s10,a1
55
         4244:
                     b765
                                                    41ec <_ZN7way2obj12releasepointEii+0x214>
```

Shrink Wrap Optimization

GCC's implementation


More sophisticated, resulting in fewer dynamic instructions

LLVM's implementation

Relatively simpler, with certain optimization opportunities missed

- Compilation time considerations
- Potential breakage of debugging tools (like unwinding)

Manually adjusting the placement of some callee-saved register saves/restores (s2-s11) in the LLVM-generated assembly for this function, get a 3.8% reduction in dynamic instructions for the entire 473.astar benchmark.



In summary, we now recognize that Shrink Wrap optimization plays a significant role in 473.astar.

Notably, active optimization efforts are underway in LLVM:

- #119359 [llvm] Support save/restore point splitting in shrink-wrap by enoskova-sc
- #90819 [RISCV][WIP] Let RA do the CSR saves by mgudim

Conclusion & Future Work

- LLVM and new flang are ready for real-world workloads on RISC-V.
- LLVM produces smaller C/C++ binaries but struggles with Fortran.
- GCC is better at reducing dynamic instruction count in integer workloads.
- LLVM's auto-vectorization for floating-point workloads is ahead of GCC.

- Enhanced Automation Pipeline
- Intelligent Data Presentation
- LLVM Version Benchmarking & Regression Guard

Resources

Code Size data: https://docs.google.com/spreadsheets/d/1e6sAkT1kZa8LQo4MWgT-

NomF8fSHnClrJMVTrxktUAM

DIC data:

https://docs.google.com/spreadsheets/d/1BSSc5XRr_QUmEgupRs3MgUJ4pICWsNW_X2

5vADO7DBY

countspec: https://github.com/sihuan/countspec

Thanks