|
LLVM 22.0.0git
|
This is the complete list of members for llvm::mca::RegisterFile, including all inherited members.
| addRegisterRead(ReadState &RS, const MCSubtargetInfo &STI) const | llvm::mca::RegisterFile | |
| addRegisterWrite(WriteRef Write, MutableArrayRef< unsigned > UsedPhysRegs) | llvm::mca::RegisterFile | |
| canEliminateMove(const WriteState &WS, const ReadState &RS, unsigned PRFIndex) const | llvm::mca::RegisterFile | |
| checkRAWHazards(const MCSubtargetInfo &STI, const ReadState &RS) const | llvm::mca::RegisterFile | |
| collectWrites(const MCSubtargetInfo &STI, const ReadState &RS, SmallVectorImpl< WriteRef > &Writes, SmallVectorImpl< WriteRef > &CommittedWrites) const | llvm::mca::RegisterFile | |
| cycleEnd() | llvm::mca::RegisterFile | inline |
| cycleStart() | llvm::mca::RegisterFile | |
| dump() const | llvm::mca::RegisterFile | |
| getElapsedCyclesFromWriteBack(const WriteRef &WR) const | llvm::mca::RegisterFile | |
| getNumRegisterFiles() const | llvm::mca::RegisterFile | inline |
| HardwareUnit()=default | llvm::mca::HardwareUnit | |
| isAvailable(ArrayRef< MCPhysReg > Regs) const | llvm::mca::RegisterFile | |
| onInstructionExecuted(Instruction *IS) | llvm::mca::RegisterFile | |
| RegisterFile(const MCSchedModel &SM, const MCRegisterInfo &mri, unsigned NumRegs=0) | llvm::mca::RegisterFile | |
| removeRegisterWrite(const WriteState &WS, MutableArrayRef< unsigned > FreedPhysRegs) | llvm::mca::RegisterFile | |
| tryEliminateMoveOrSwap(MutableArrayRef< WriteState > Writes, MutableArrayRef< ReadState > Reads) | llvm::mca::RegisterFile | |
| ~HardwareUnit() | llvm::mca::HardwareUnit | virtual |