LLVM  10.0.0svn
Go to the documentation of this file.
1 //===-- RISCVMCAsmInfo.cpp - RISCV Asm properties -------------------------===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 //
9 // This file contains the declarations of the RISCVMCAsmInfo properties.
10 //
11 //===----------------------------------------------------------------------===//
13 #include "RISCVMCAsmInfo.h"
14 #include "llvm/ADT/Triple.h"
15 using namespace llvm;
17 void RISCVMCAsmInfo::anchor() {}
21  CommentString = "#";
22  AlignmentIsInBytes = false;
25  Data16bitsDirective = "\t.half\t";
26  Data32bitsDirective = "\t.word\t";
27 }
This class represents lattice values for constants.
Definition: AllocatorList.h:23
unsigned CalleeSaveStackSlotSize
Size of the stack slot reserved for callee-saved registers, in bytes.
Definition: MCAsmInfo.h:67
bool AlignmentIsInBytes
If this is true (the default) then the asmprinter emits ".align N" directives, where N is the number ...
Definition: MCAsmInfo.h:231
StringRef CommentString
This indicates the comment character used by the assembler.
Definition: MCAsmInfo.h:114
RISCVMCAsmInfo(const Triple &TargetTriple)
bool SupportsDebugInformation
True if target supports emission of debugging information.
Definition: MCAsmInfo.h:332
const char * Data16bitsDirective
Definition: MCAsmInfo.h:191
Triple - Helper class for working with autoconf configuration names.
Definition: Triple.h:43
const char * Data32bitsDirective
Definition: MCAsmInfo.h:192
unsigned CodePointerSize
Code pointer size in bytes. Default is 4.
Definition: MCAsmInfo.h:63
bool isArch64Bit() const
Test whether the architecture is 64-bit.
Definition: Triple.cpp:1292
ExceptionHandling ExceptionsType
Exception handling format for the target. Defaults to None.
Definition: MCAsmInfo.h:335
DWARF-like instruction based exceptions.