LLVM  9.0.0svn
PPCMCTargetDesc.h
Go to the documentation of this file.
1 //===-- PPCMCTargetDesc.h - PowerPC Target Descriptions ---------*- C++ -*-===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 //
9 // This file provides PowerPC specific target descriptions.
10 //
11 //===----------------------------------------------------------------------===//
12 
13 #ifndef LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCMCTARGETDESC_H
14 #define LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCMCTARGETDESC_H
15 
16 // GCC #defines PPC on Linux but we use it as our namespace name
17 #undef PPC
18 
19 #include "llvm/MC/MCRegisterInfo.h"
21 #include <cstdint>
22 #include <memory>
23 
24 namespace llvm {
25 
26 class MCAsmBackend;
27 class MCCodeEmitter;
28 class MCContext;
29 class MCInstrInfo;
30 class MCObjectTargetWriter;
31 class MCRegisterInfo;
32 class MCSubtargetInfo;
33 class MCTargetOptions;
34 class Target;
35 class Triple;
36 class StringRef;
37 class raw_pwrite_stream;
38 
39 MCCodeEmitter *createPPCMCCodeEmitter(const MCInstrInfo &MCII,
40  const MCRegisterInfo &MRI,
41  MCContext &Ctx);
42 
43 MCAsmBackend *createPPCAsmBackend(const Target &T, const MCSubtargetInfo &STI,
44  const MCRegisterInfo &MRI,
45  const MCTargetOptions &Options);
46 
47 /// Construct an PPC ELF object writer.
48 std::unique_ptr<MCObjectTargetWriter> createPPCELFObjectWriter(bool Is64Bit,
49  uint8_t OSABI);
50 /// Construct a PPC Mach-O object writer.
51 std::unique_ptr<MCObjectTargetWriter>
52 createPPCMachObjectWriter(bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype);
53 
54 /// Returns true iff Val consists of one contiguous run of 1s with any number of
55 /// 0s on either side. The 1s are allowed to wrap from LSB to MSB, so
56 /// 0x000FFF0, 0x0000FFFF, and 0xFF0000FF are all runs. 0x0F0F0000 is not,
57 /// since all 1s are not contiguous.
58 static inline bool isRunOfOnes(unsigned Val, unsigned &MB, unsigned &ME) {
59  if (!Val)
60  return false;
61 
62  if (isShiftedMask_32(Val)) {
63  // look for the first non-zero bit
64  MB = countLeadingZeros(Val);
65  // look for the first zero bit after the run of ones
66  ME = countLeadingZeros((Val - 1) ^ Val);
67  return true;
68  } else {
69  Val = ~Val; // invert mask
70  if (isShiftedMask_32(Val)) {
71  // effectively look for the first zero bit
72  ME = countLeadingZeros(Val) - 1;
73  // effectively look for the first one bit after the run of zeros
74  MB = countLeadingZeros((Val - 1) ^ Val) + 1;
75  return true;
76  }
77  }
78  // no run present
79  return false;
80 }
81 
82 } // end namespace llvm
83 
84 // Generated files will use "namespace PPC". To avoid symbol clash,
85 // undefine PPC here. PPC may be predefined on some hosts.
86 #undef PPC
87 
88 // Defines symbolic names for PowerPC registers. This defines a mapping from
89 // register name to register number.
90 //
91 #define GET_REGINFO_ENUM
92 #include "PPCGenRegisterInfo.inc"
93 
94 // Defines symbolic names for the PowerPC instructions.
95 //
96 #define GET_INSTRINFO_ENUM
97 #define GET_INSTRINFO_SCHED_ENUM
98 #include "PPCGenInstrInfo.inc"
99 
100 #define GET_SUBTARGETINFO_ENUM
101 #include "PPCGenSubtargetInfo.inc"
102 
103 #define PPC_REGS0_31(X) \
104  { \
105  X##0, X##1, X##2, X##3, X##4, X##5, X##6, X##7, X##8, X##9, X##10, X##11, \
106  X##12, X##13, X##14, X##15, X##16, X##17, X##18, X##19, X##20, X##21, \
107  X##22, X##23, X##24, X##25, X##26, X##27, X##28, X##29, X##30, X##31 \
108  }
109 
110 #define PPC_REGS_NO0_31(Z, X) \
111  { \
112  Z, X##1, X##2, X##3, X##4, X##5, X##6, X##7, X##8, X##9, X##10, X##11, \
113  X##12, X##13, X##14, X##15, X##16, X##17, X##18, X##19, X##20, X##21, \
114  X##22, X##23, X##24, X##25, X##26, X##27, X##28, X##29, X##30, X##31 \
115  }
116 
117 #define PPC_REGS_LO_HI(LO, HI) \
118  { \
119  LO##0, LO##1, LO##2, LO##3, LO##4, LO##5, LO##6, LO##7, LO##8, LO##9, \
120  LO##10, LO##11, LO##12, LO##13, LO##14, LO##15, LO##16, LO##17, \
121  LO##18, LO##19, LO##20, LO##21, LO##22, LO##23, LO##24, LO##25, \
122  LO##26, LO##27, LO##28, LO##29, LO##30, LO##31, HI##0, HI##1, HI##2, \
123  HI##3, HI##4, HI##5, HI##6, HI##7, HI##8, HI##9, HI##10, HI##11, \
124  HI##12, HI##13, HI##14, HI##15, HI##16, HI##17, HI##18, HI##19, \
125  HI##20, HI##21, HI##22, HI##23, HI##24, HI##25, HI##26, HI##27, \
126  HI##28, HI##29, HI##30, HI##31 \
127  }
128 
129 using llvm::MCPhysReg;
130 
131 #define DEFINE_PPC_REGCLASSES \
132  static const MCPhysReg RRegs[32] = PPC_REGS0_31(PPC::R); \
133  static const MCPhysReg XRegs[32] = PPC_REGS0_31(PPC::X); \
134  static const MCPhysReg FRegs[32] = PPC_REGS0_31(PPC::F); \
135  static const MCPhysReg SPERegs[32] = PPC_REGS0_31(PPC::S); \
136  static const MCPhysReg VFRegs[32] = PPC_REGS0_31(PPC::VF); \
137  static const MCPhysReg VRegs[32] = PPC_REGS0_31(PPC::V); \
138  static const MCPhysReg QFRegs[32] = PPC_REGS0_31(PPC::QF); \
139  static const MCPhysReg RRegsNoR0[32] = \
140  PPC_REGS_NO0_31(PPC::ZERO, PPC::R); \
141  static const MCPhysReg XRegsNoX0[32] = \
142  PPC_REGS_NO0_31(PPC::ZERO8, PPC::X); \
143  static const MCPhysReg VSRegs[64] = \
144  PPC_REGS_LO_HI(PPC::VSL, PPC::V); \
145  static const MCPhysReg VSFRegs[64] = \
146  PPC_REGS_LO_HI(PPC::F, PPC::VF); \
147  static const MCPhysReg VSSRegs[64] = \
148  PPC_REGS_LO_HI(PPC::F, PPC::VF); \
149  static const MCPhysReg CRBITRegs[32] = { \
150  PPC::CR0LT, PPC::CR0GT, PPC::CR0EQ, PPC::CR0UN, \
151  PPC::CR1LT, PPC::CR1GT, PPC::CR1EQ, PPC::CR1UN, \
152  PPC::CR2LT, PPC::CR2GT, PPC::CR2EQ, PPC::CR2UN, \
153  PPC::CR3LT, PPC::CR3GT, PPC::CR3EQ, PPC::CR3UN, \
154  PPC::CR4LT, PPC::CR4GT, PPC::CR4EQ, PPC::CR4UN, \
155  PPC::CR5LT, PPC::CR5GT, PPC::CR5EQ, PPC::CR5UN, \
156  PPC::CR6LT, PPC::CR6GT, PPC::CR6EQ, PPC::CR6UN, \
157  PPC::CR7LT, PPC::CR7GT, PPC::CR7EQ, PPC::CR7UN}; \
158  static const MCPhysReg CRRegs[8] = { \
159  PPC::CR0, PPC::CR1, PPC::CR2, PPC::CR3, \
160  PPC::CR4, PPC::CR5, PPC::CR6, PPC::CR7}
161 
162 #endif // LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCMCTARGETDESC_H
This class represents lattice values for constants.
Definition: AllocatorList.h:23
std::unique_ptr< MCObjectTargetWriter > createPPCMachObjectWriter(bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype)
Construct a PPC Mach-O object writer.
std::unique_ptr< MCObjectTargetWriter > createPPCELFObjectWriter(bool Is64Bit, uint8_t OSABI)
Construct an PPC ELF object writer.
uint16_t MCPhysReg
An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...
unsigned const MachineRegisterInfo * MRI
MCAsmBackend * createPPCAsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
unsigned countLeadingZeros(T Val, ZeroBehavior ZB=ZB_Width)
Count number of 0&#39;s from the most significant bit to the least stopping at the first 1...
Definition: MathExtras.h:188
static bool isRunOfOnes(unsigned Val, unsigned &MB, unsigned &ME)
Returns true iff Val consists of one contiguous run of 1s with any number of 0s on either side...
constexpr bool isShiftedMask_32(uint32_t Value)
Return true if the argument contains a non-empty sequence of ones with the remainder zero (32 bit ver...
Definition: MathExtras.h:416
MCCodeEmitter * createPPCMCCodeEmitter(const MCInstrInfo &MCII, const MCRegisterInfo &MRI, MCContext &Ctx)