LLVM  10.0.0svn
RISCVRegisterInfo.h
Go to the documentation of this file.
1 //===-- RISCVRegisterInfo.h - RISCV Register Information Impl ---*- C++ -*-===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 //
9 // This file contains the RISCV implementation of the TargetRegisterInfo class.
10 //
11 //===----------------------------------------------------------------------===//
12 
13 #ifndef LLVM_LIB_TARGET_RISCV_RISCVREGISTERINFO_H
14 #define LLVM_LIB_TARGET_RISCV_RISCVREGISTERINFO_H
15 
17 
18 #define GET_REGINFO_HEADER
19 #include "RISCVGenRegisterInfo.inc"
20 
21 namespace llvm {
22 
24 
25  RISCVRegisterInfo(unsigned HwMode);
26 
28  CallingConv::ID) const override;
29 
30  const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
31 
32  BitVector getReservedRegs(const MachineFunction &MF) const override;
33 
34  bool isConstantPhysReg(unsigned PhysReg) const override;
35 
36  const uint32_t *getNoPreservedMask() const override;
37 
39  unsigned FIOperandNum,
40  RegScavenger *RS = nullptr) const override;
41 
42  Register getFrameRegister(const MachineFunction &MF) const override;
43 
44  bool requiresRegisterScavenging(const MachineFunction &MF) const override {
45  return true;
46  }
47 
48  bool requiresFrameIndexScavenging(const MachineFunction &MF) const override {
49  return true;
50  }
51 
52  bool trackLivenessAfterRegAlloc(const MachineFunction &) const override {
53  return true;
54  }
55 };
56 }
57 
58 #endif
bool trackLivenessAfterRegAlloc(const MachineFunction &) const override
This class represents lattice values for constants.
Definition: AllocatorList.h:23
bool requiresRegisterScavenging(const MachineFunction &MF) const override
Register getFrameRegister(const MachineFunction &MF) const override
const uint32_t * getNoPreservedMask() const override
BitVector getReservedRegs(const MachineFunction &MF) const override
bool isConstantPhysReg(unsigned PhysReg) const override
RISCVRegisterInfo(unsigned HwMode)
const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override
const uint32_t * getCallPreservedMask(const MachineFunction &MF, CallingConv::ID) const override
uint16_t MCPhysReg
An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...
bool requiresFrameIndexScavenging(const MachineFunction &MF) const override
void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override
IRTranslator LLVM IR MI
Wrapper class representing virtual and physical registers.
Definition: Register.h:18