LLVM 20.0.0git
RISCVMCTargetDesc.h
Go to the documentation of this file.
1//===-- RISCVMCTargetDesc.h - RISC-V Target Descriptions --------*- C++ -*-===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9// This file provides RISC-V specific target descriptions.
10//
11//===----------------------------------------------------------------------===//
12
13#ifndef LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVMCTARGETDESC_H
14#define LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVMCTARGETDESC_H
15
18#include <memory>
19
20namespace llvm {
21class MCAsmBackend;
22class MCCodeEmitter;
23class MCContext;
24class MCInstrInfo;
25class MCObjectTargetWriter;
26class MCRegisterInfo;
27class MCSubtargetInfo;
28class Target;
29
30MCCodeEmitter *createRISCVMCCodeEmitter(const MCInstrInfo &MCII,
31 MCContext &Ctx);
32
33MCAsmBackend *createRISCVAsmBackend(const Target &T, const MCSubtargetInfo &STI,
34 const MCRegisterInfo &MRI,
35 const MCTargetOptions &Options);
36
37std::unique_ptr<MCObjectTargetWriter> createRISCVELFObjectWriter(uint8_t OSABI,
38 bool Is64Bit);
39
40namespace RISCVVInversePseudosTable {
41
42struct PseudoInfo {
45 uint8_t VLMul;
46 uint8_t SEW;
47};
48
49#define GET_RISCVVInversePseudosTable_DECL
50#include "RISCVGenSearchableTables.inc"
51
52} // namespace RISCVVInversePseudosTable
53} // namespace llvm
54
55// Defines symbolic names for RISC-V registers.
56#define GET_REGINFO_ENUM
57#include "RISCVGenRegisterInfo.inc"
58
59// Defines symbolic names for RISC-V instructions.
60#define GET_INSTRINFO_ENUM
61#define GET_INSTRINFO_MC_HELPER_DECLS
62#include "RISCVGenInstrInfo.inc"
63
64#define GET_SUBTARGETINFO_ENUM
65#include "RISCVGenSubtargetInfo.inc"
66
67#endif
unsigned const MachineRegisterInfo * MRI
static LVOptions Options
Definition: LVOptions.cpp:25
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:18
std::unique_ptr< MCObjectTargetWriter > createRISCVELFObjectWriter(uint8_t OSABI, bool Is64Bit)
MCCodeEmitter * createRISCVMCCodeEmitter(const MCInstrInfo &MCII, MCContext &Ctx)
MCAsmBackend * createRISCVAsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)