LLVM  15.0.0git
SIDefines.h
Go to the documentation of this file.
1 //===-- SIDefines.h - SI Helper Macros ----------------------*- C++ -*-===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 /// \file
8 //===----------------------------------------------------------------------===//
9 
10 #ifndef LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H
11 #define LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H
12 
13 #include "llvm/MC/MCInstrDesc.h"
14 
15 namespace llvm {
16 
17 // This needs to be kept in sync with the field bits in SIRegisterClass.
18 enum SIRCFlags : uint8_t {
19  // For vector registers.
20  HasVGPR = 1 << 0,
21  HasAGPR = 1 << 1,
22  HasSGPR = 1 << 2
23 }; // enum SIRCFlags
24 
25 namespace SIInstrFlags {
26 // This needs to be kept in sync with the field bits in InstSI.
27 enum : uint64_t {
28  // Low bits - basic encoding information.
29  SALU = 1 << 0,
30  VALU = 1 << 1,
31 
32  // SALU instruction formats.
33  SOP1 = 1 << 2,
34  SOP2 = 1 << 3,
35  SOPC = 1 << 4,
36  SOPK = 1 << 5,
37  SOPP = 1 << 6,
38 
39  // VALU instruction formats.
40  VOP1 = 1 << 7,
41  VOP2 = 1 << 8,
42  VOPC = 1 << 9,
43 
44  // TODO: Should this be spilt into VOP3 a and b?
45  VOP3 = 1 << 10,
46  VOP3P = 1 << 12,
47 
48  VINTRP = 1 << 13,
49  SDWA = 1 << 14,
50  DPP = 1 << 15,
51  TRANS = 1 << 16,
52 
53  // Memory instruction formats.
54  MUBUF = 1 << 17,
55  MTBUF = 1 << 18,
56  SMRD = 1 << 19,
57  MIMG = 1 << 20,
58  EXP = 1 << 21,
59  FLAT = 1 << 22,
60  DS = 1 << 23,
61 
62  // Pseudo instruction formats.
63  VGPRSpill = 1 << 24,
64  SGPRSpill = 1 << 25,
65 
66  // LDSDIR instruction format.
67  LDSDIR = 1 << 26,
68 
69  // VINTERP instruction format.
70  VINTERP = 1 << 27,
71 
72  // High bits - other information.
73  VM_CNT = UINT64_C(1) << 32,
74  EXP_CNT = UINT64_C(1) << 33,
75  LGKM_CNT = UINT64_C(1) << 34,
76 
77  WQM = UINT64_C(1) << 35,
78  DisableWQM = UINT64_C(1) << 36,
79  Gather4 = UINT64_C(1) << 37,
80  SOPK_ZEXT = UINT64_C(1) << 38,
81  SCALAR_STORE = UINT64_C(1) << 39,
82  FIXED_SIZE = UINT64_C(1) << 40,
83  VOPAsmPrefer32Bit = UINT64_C(1) << 41,
84  VOP3_OPSEL = UINT64_C(1) << 42,
85  maybeAtomic = UINT64_C(1) << 43,
86  renamedInGFX9 = UINT64_C(1) << 44,
87 
88  // Is a clamp on FP type.
89  FPClamp = UINT64_C(1) << 45,
90 
91  // Is an integer clamp
92  IntClamp = UINT64_C(1) << 46,
93 
94  // Clamps lo component of register.
95  ClampLo = UINT64_C(1) << 47,
96 
97  // Clamps hi component of register.
98  // ClampLo and ClampHi set for packed clamp.
99  ClampHi = UINT64_C(1) << 48,
100 
101  // Is a packed VOP3P instruction.
102  IsPacked = UINT64_C(1) << 49,
103 
104  // Is a D16 buffer instruction.
105  D16Buf = UINT64_C(1) << 50,
106 
107  // FLAT instruction accesses FLAT_GLBL segment.
108  FlatGlobal = UINT64_C(1) << 51,
109 
110  // Uses floating point double precision rounding mode
111  FPDPRounding = UINT64_C(1) << 52,
112 
113  // Instruction is FP atomic.
114  FPAtomic = UINT64_C(1) << 53,
115 
116  // Is a MFMA instruction.
117  IsMAI = UINT64_C(1) << 54,
118 
119  // Is a DOT instruction.
120  IsDOT = UINT64_C(1) << 55,
121 
122  // FLAT instruction accesses FLAT_SCRATCH segment.
123  FlatScratch = UINT64_C(1) << 56,
124 
125  // Atomic without return.
126  IsAtomicNoRet = UINT64_C(1) << 57,
127 
128  // Atomic with return.
129  IsAtomicRet = UINT64_C(1) << 58
130 };
131 
132 // v_cmp_class_* etc. use a 10-bit mask for what operation is checked.
133 // The result is true if any of these tests are true.
134 enum ClassFlags : unsigned {
135  S_NAN = 1 << 0, // Signaling NaN
136  Q_NAN = 1 << 1, // Quiet NaN
137  N_INFINITY = 1 << 2, // Negative infinity
138  N_NORMAL = 1 << 3, // Negative normal
139  N_SUBNORMAL = 1 << 4, // Negative subnormal
140  N_ZERO = 1 << 5, // Negative zero
141  P_ZERO = 1 << 6, // Positive zero
142  P_SUBNORMAL = 1 << 7, // Positive subnormal
143  P_NORMAL = 1 << 8, // Positive normal
144  P_INFINITY = 1 << 9 // Positive infinity
145 };
146 }
147 
148 namespace AMDGPU {
149 enum OperandType : unsigned {
150  /// Operands with register or 32-bit immediate
163 
164  /// Operands with register or inline constant
175 
176  /// Operand with 32-bit immediate that uses the constant bus.
179 
180  /// Operands with an AccVGPR register or inline constant
190 
193 
196 
199 
202 
203  // Operand for source modifiers for VOP instructions
205 
206  // Operand for SDWA instructions
208 
209 };
210 }
211 
212 // Input operand modifiers bit-masks
213 // NEG and SEXT share same bit-mask because they can't be set simultaneously.
214 namespace SISrcMods {
215  enum : unsigned {
216  NEG = 1 << 0, // Floating-point negate modifier
217  ABS = 1 << 1, // Floating-point absolute modifier
218  SEXT = 1 << 0, // Integer sign-extend modifier
219  NEG_HI = ABS, // Floating-point negate high packed component modifier.
220  OP_SEL_0 = 1 << 2,
221  OP_SEL_1 = 1 << 3,
222  DST_OP_SEL = 1 << 3 // VOP3 dst op_sel (share mask with OP_SEL_1)
223  };
224 }
225 
226 namespace SIOutMods {
227  enum : unsigned {
228  NONE = 0,
229  MUL2 = 1,
230  MUL4 = 2,
231  DIV2 = 3
232  };
233 }
234 
235 namespace AMDGPU {
236 namespace VGPRIndexMode {
237 
238 enum Id : unsigned { // id of symbolic names
239  ID_SRC0 = 0,
243 
246 };
247 
248 enum EncBits : unsigned {
249  OFF = 0,
255  UNDEF = 0xFFFF
256 };
257 
258 } // namespace VGPRIndexMode
259 } // namespace AMDGPU
260 
261 namespace AMDGPUAsmVariants {
262  enum : unsigned {
263  DEFAULT = 0,
264  VOP3 = 1,
265  SDWA = 2,
266  SDWA9 = 3,
267  DPP = 4,
269  };
270 } // namespace AMDGPUAsmVariants
271 
272 namespace AMDGPU {
273 namespace EncValues { // Encoding values of enum9/8/7 operands
274 
275 enum : unsigned {
276  SGPR_MIN = 0,
277  SGPR_MAX_SI = 101,
279  TTMP_VI_MIN = 112,
280  TTMP_VI_MAX = 123,
289  VGPR_MIN = 256,
290  VGPR_MAX = 511,
291  IS_VGPR = 256 // Indicates VGPR or AGPR
292 };
293 
294 } // namespace EncValues
295 } // namespace AMDGPU
296 
297 namespace AMDGPU {
298 namespace CPol {
299 
300 enum CPol {
301  GLC = 1,
302  SLC = 2,
303  DLC = 4,
304  SCC = 16,
305  SC0 = GLC,
306  SC1 = SCC,
307  NT = SLC,
308  ALL = GLC | SLC | DLC | SCC
309 };
310 
311 } // namespace CPol
312 
313 namespace SendMsg { // Encoding of SIMM16 used in s_sendmsg* insns.
314 
315 enum Id { // Message ID, width(4) [3:0].
317 
318  ID_GS_PreGFX11 = 2, // replaced in GFX11
319  ID_GS_DONE_PreGFX11 = 3, // replaced in GFX11
320 
321  ID_HS_TESSFACTOR_GFX11Plus = 2, // reused in GFX11
322  ID_DEALLOC_VGPRS_GFX11Plus = 3, // reused in GFX11
323 
324  ID_SAVEWAVE = 4, // added in GFX8, removed in GFX11
325  ID_STALL_WAVE_GEN = 5, // added in GFX9
326  ID_HALT_WAVES = 6, // added in GFX9
327  ID_ORDERED_PS_DONE = 7, // added in GFX9
328  ID_EARLY_PRIM_DEALLOC = 8, // added in GFX9, removed in GFX10
329  ID_GS_ALLOC_REQ = 9, // added in GFX9
330  ID_GET_DOORBELL = 10, // added in GFX9, removed in GFX11
331  ID_GET_DDID = 11, // added in GFX10, removed in GFX11
332  ID_SYSMSG = 15,
333 
340 
343 };
344 
345 enum Op { // Both GS and SYS operation IDs.
348  OP_NONE_ = 0,
349  // Bits used for operation encoding
351  OP_MASK_ = (((1 << OP_WIDTH_) - 1) << OP_SHIFT_),
352  // GS operations are encoded in bits 5:4
359  // SYS operations are encoded in bits 6:4
366 };
367 
368 enum StreamId : unsigned { // Stream ID, (2) [9:8].
376 };
377 
378 } // namespace SendMsg
379 
380 namespace Hwreg { // Encoding of SIMM16 used in s_setreg/getreg* insns.
381 
382 enum Id { // HwRegCode, (6) [5:0]
383  ID_MODE = 1,
386  ID_HW_ID = 4,
391  ID_TBA_LO = 16,
392  ID_TBA_HI = 17,
393  ID_TMA_LO = 18,
394  ID_TMA_HI = 19,
395  ID_XCC_ID = 20,
403  ID_HW_ID1 = 23,
404  ID_HW_ID2 = 24,
407 
410  ID_MASK_ = (((1 << ID_WIDTH_) - 1) << ID_SHIFT_)
411 };
412 
413 enum Offset : unsigned { // Offset, (5) [10:6]
418 
420 
423 };
424 
425 enum WidthMinusOne : unsigned { // WidthMinusOne, (5) [15:11]
430 
433 };
434 
435 // Some values from WidthMinusOne mapped into Width domain.
436 enum Width : unsigned {
438 };
439 
441  FP_ROUND_MASK = 0xf << 0, // Bits 0..3
442  FP_DENORM_MASK = 0xf << 4, // Bits 4..7
443  DX10_CLAMP_MASK = 1 << 8,
444  IEEE_MODE_MASK = 1 << 9,
445  LOD_CLAMP_MASK = 1 << 10,
446  DEBUG_MASK = 1 << 11,
447 
448  // EXCP_EN fields.
456 
457  GPR_IDX_EN_MASK = 1 << 27,
458  VSKIP_MASK = 1 << 28,
459  CSP_MASK = 0x7u << 29 // Bits 29..31
460 };
461 
462 } // namespace Hwreg
463 
464 namespace MTBUFFormat {
465 
466 enum DataFormat : int64_t {
483 
486 
489 
491  DFMT_MASK = 0xF
492 };
493 
494 enum NumFormat : int64_t {
501  NFMT_RESERVED_6, // VI and GFX9
502  NFMT_SNORM_OGL = NFMT_RESERVED_6, // SI and CI only
504 
507 
510 
513 };
514 
515 enum MergedFormat : int64_t {
519 
520 
522 
524 };
525 
526 enum UnifiedFormatCommon : int64_t {
527  UFMT_MAX = 127,
530 };
531 
532 } // namespace MTBUFFormat
533 
534 namespace UfmtGFX10 {
535 enum UnifiedFormat : int64_t {
537 
544 
552 
559 
563 
571 
579 
587 
594 
601 
608 
612 
620 
627 
630 };
631 
632 } // namespace UfmtGFX10
633 
634 namespace UfmtGFX11 {
635 enum UnifiedFormat : int64_t {
637 
644 
652 
659 
663 
671 
673 
675 
680 
687 
694 
698 
706 
713 
716 };
717 
718 } // namespace UfmtGFX11
719 
720 namespace Swizzle { // Encoding of swizzle macro used in ds_swizzle_b32.
721 
722 enum Id : unsigned { // id of symbolic names
728 };
729 
730 enum EncBits : unsigned {
731 
732  // swizzle mode encodings
733 
734  QUAD_PERM_ENC = 0x8000,
736 
739 
740  // QUAD_PERM encodings
741 
742  LANE_MASK = 0x3,
745  LANE_NUM = 4,
746 
747  // BITMASK_PERM encodings
748 
749  BITMASK_MASK = 0x1F,
752 
756 };
757 
758 } // namespace Swizzle
759 
760 namespace SDWA {
761 
762 enum SdwaSel : unsigned {
763  BYTE_0 = 0,
764  BYTE_1 = 1,
765  BYTE_2 = 2,
766  BYTE_3 = 3,
767  WORD_0 = 4,
768  WORD_1 = 5,
769  DWORD = 6,
770 };
771 
772 enum DstUnused : unsigned {
776 };
777 
778 enum SDWA9EncValues : unsigned {
779  SRC_SGPR_MASK = 0x100,
783 
791 };
792 
793 } // namespace SDWA
794 
795 namespace DPP {
796 
797 // clang-format off
798 enum DppCtrl : unsigned {
800  QUAD_PERM_ID = 0xE4, // identity permutation
802  DPP_UNUSED1 = 0x100,
803  ROW_SHL0 = 0x100,
804  ROW_SHL_FIRST = 0x101,
805  ROW_SHL_LAST = 0x10F,
806  DPP_UNUSED2 = 0x110,
807  ROW_SHR0 = 0x110,
808  ROW_SHR_FIRST = 0x111,
809  ROW_SHR_LAST = 0x11F,
810  DPP_UNUSED3 = 0x120,
811  ROW_ROR0 = 0x120,
812  ROW_ROR_FIRST = 0x121,
813  ROW_ROR_LAST = 0x12F,
814  WAVE_SHL1 = 0x130,
817  WAVE_ROL1 = 0x134,
820  WAVE_SHR1 = 0x138,
823  WAVE_ROR1 = 0x13C,
826  ROW_MIRROR = 0x140,
828  BCAST15 = 0x142,
829  BCAST31 = 0x143,
834  ROW_SHARE0 = 0x150,
836  ROW_SHARE_LAST = 0x15F,
837  ROW_XMASK0 = 0x160,
839  ROW_XMASK_LAST = 0x16F,
841 };
842 // clang-format on
843 
844 enum DppFiMode {
845  DPP_FI_0 = 0,
846  DPP_FI_1 = 1,
847  DPP8_FI_0 = 0xE9,
848  DPP8_FI_1 = 0xEA,
849 };
850 
851 } // namespace DPP
852 
853 namespace Exp {
854 
855 enum Target : unsigned {
856  ET_MRT0 = 0,
857  ET_MRT7 = 7,
858  ET_MRTZ = 8,
859  ET_NULL = 9, // Pre-GFX11
860  ET_POS0 = 12,
861  ET_POS3 = 15,
862  ET_POS4 = 16, // GFX10+
863  ET_POS_LAST = ET_POS4, // Highest pos used on any subtarget
864  ET_PRIM = 20, // GFX10+
865  ET_DUAL_SRC_BLEND0 = 21, // GFX11+
866  ET_DUAL_SRC_BLEND1 = 22, // GFX11+
867  ET_PARAM0 = 32, // Pre-GFX11
868  ET_PARAM31 = 63, // Pre-GFX11
869 
877 
878  ET_INVALID = 255,
879 };
880 
881 } // namespace Exp
882 
883 namespace VOP3PEncoding {
884 
885 enum OpSel : uint64_t {
886  OP_SEL_HI_0 = UINT64_C(1) << 59,
887  OP_SEL_HI_1 = UINT64_C(1) << 60,
888  OP_SEL_HI_2 = UINT64_C(1) << 14,
889 };
890 
891 } // namespace VOP3PEncoding
892 
893 namespace ImplicitArg {
894 // Implicit kernel argument offset for code object version 5.
895 enum Offset_COV5 : unsigned {
902 };
903 
904 } // namespace ImplicitArg
905 } // namespace AMDGPU
906 
907 #define R_00B028_SPI_SHADER_PGM_RSRC1_PS 0x00B028
908 #define S_00B028_VGPRS(x) (((x) & 0x3F) << 0)
909 #define S_00B028_SGPRS(x) (((x) & 0x0F) << 6)
910 #define S_00B028_MEM_ORDERED(x) (((x) & 0x1) << 25)
911 #define G_00B028_MEM_ORDERED(x) (((x) >> 25) & 0x1)
912 #define C_00B028_MEM_ORDERED 0xFDFFFFFF
913 
914 #define R_00B02C_SPI_SHADER_PGM_RSRC2_PS 0x00B02C
915 #define S_00B02C_EXTRA_LDS_SIZE(x) (((x) & 0xFF) << 8)
916 #define R_00B128_SPI_SHADER_PGM_RSRC1_VS 0x00B128
917 #define S_00B128_MEM_ORDERED(x) (((x) & 0x1) << 27)
918 #define G_00B128_MEM_ORDERED(x) (((x) >> 27) & 0x1)
919 #define C_00B128_MEM_ORDERED 0xF7FFFFFF
920 
921 #define R_00B228_SPI_SHADER_PGM_RSRC1_GS 0x00B228
922 #define S_00B228_WGP_MODE(x) (((x) & 0x1) << 27)
923 #define G_00B228_WGP_MODE(x) (((x) >> 27) & 0x1)
924 #define C_00B228_WGP_MODE 0xF7FFFFFF
925 #define S_00B228_MEM_ORDERED(x) (((x) & 0x1) << 25)
926 #define G_00B228_MEM_ORDERED(x) (((x) >> 25) & 0x1)
927 #define C_00B228_MEM_ORDERED 0xFDFFFFFF
928 
929 #define R_00B328_SPI_SHADER_PGM_RSRC1_ES 0x00B328
930 #define R_00B428_SPI_SHADER_PGM_RSRC1_HS 0x00B428
931 #define S_00B428_WGP_MODE(x) (((x) & 0x1) << 26)
932 #define G_00B428_WGP_MODE(x) (((x) >> 26) & 0x1)
933 #define C_00B428_WGP_MODE 0xFBFFFFFF
934 #define S_00B428_MEM_ORDERED(x) (((x) & 0x1) << 24)
935 #define G_00B428_MEM_ORDERED(x) (((x) >> 24) & 0x1)
936 #define C_00B428_MEM_ORDERED 0xFEFFFFFF
937 
938 #define R_00B528_SPI_SHADER_PGM_RSRC1_LS 0x00B528
939 
940 #define R_00B84C_COMPUTE_PGM_RSRC2 0x00B84C
941 #define S_00B84C_SCRATCH_EN(x) (((x) & 0x1) << 0)
942 #define G_00B84C_SCRATCH_EN(x) (((x) >> 0) & 0x1)
943 #define C_00B84C_SCRATCH_EN 0xFFFFFFFE
944 #define S_00B84C_USER_SGPR(x) (((x) & 0x1F) << 1)
945 #define G_00B84C_USER_SGPR(x) (((x) >> 1) & 0x1F)
946 #define C_00B84C_USER_SGPR 0xFFFFFFC1
947 #define S_00B84C_TRAP_HANDLER(x) (((x) & 0x1) << 6)
948 #define G_00B84C_TRAP_HANDLER(x) (((x) >> 6) & 0x1)
949 #define C_00B84C_TRAP_HANDLER 0xFFFFFFBF
950 #define S_00B84C_TGID_X_EN(x) (((x) & 0x1) << 7)
951 #define G_00B84C_TGID_X_EN(x) (((x) >> 7) & 0x1)
952 #define C_00B84C_TGID_X_EN 0xFFFFFF7F
953 #define S_00B84C_TGID_Y_EN(x) (((x) & 0x1) << 8)
954 #define G_00B84C_TGID_Y_EN(x) (((x) >> 8) & 0x1)
955 #define C_00B84C_TGID_Y_EN 0xFFFFFEFF
956 #define S_00B84C_TGID_Z_EN(x) (((x) & 0x1) << 9)
957 #define G_00B84C_TGID_Z_EN(x) (((x) >> 9) & 0x1)
958 #define C_00B84C_TGID_Z_EN 0xFFFFFDFF
959 #define S_00B84C_TG_SIZE_EN(x) (((x) & 0x1) << 10)
960 #define G_00B84C_TG_SIZE_EN(x) (((x) >> 10) & 0x1)
961 #define C_00B84C_TG_SIZE_EN 0xFFFFFBFF
962 #define S_00B84C_TIDIG_COMP_CNT(x) (((x) & 0x03) << 11)
963 #define G_00B84C_TIDIG_COMP_CNT(x) (((x) >> 11) & 0x03)
964 #define C_00B84C_TIDIG_COMP_CNT 0xFFFFE7FF
965 /* CIK */
966 #define S_00B84C_EXCP_EN_MSB(x) (((x) & 0x03) << 13)
967 #define G_00B84C_EXCP_EN_MSB(x) (((x) >> 13) & 0x03)
968 #define C_00B84C_EXCP_EN_MSB 0xFFFF9FFF
969 /* */
970 #define S_00B84C_LDS_SIZE(x) (((x) & 0x1FF) << 15)
971 #define G_00B84C_LDS_SIZE(x) (((x) >> 15) & 0x1FF)
972 #define C_00B84C_LDS_SIZE 0xFF007FFF
973 #define S_00B84C_EXCP_EN(x) (((x) & 0x7F) << 24)
974 #define G_00B84C_EXCP_EN(x) (((x) >> 24) & 0x7F)
975 #define C_00B84C_EXCP_EN
976 
977 #define R_0286CC_SPI_PS_INPUT_ENA 0x0286CC
978 #define R_0286D0_SPI_PS_INPUT_ADDR 0x0286D0
979 
980 #define R_00B848_COMPUTE_PGM_RSRC1 0x00B848
981 #define S_00B848_VGPRS(x) (((x) & 0x3F) << 0)
982 #define G_00B848_VGPRS(x) (((x) >> 0) & 0x3F)
983 #define C_00B848_VGPRS 0xFFFFFFC0
984 #define S_00B848_SGPRS(x) (((x) & 0x0F) << 6)
985 #define G_00B848_SGPRS(x) (((x) >> 6) & 0x0F)
986 #define C_00B848_SGPRS 0xFFFFFC3F
987 #define S_00B848_PRIORITY(x) (((x) & 0x03) << 10)
988 #define G_00B848_PRIORITY(x) (((x) >> 10) & 0x03)
989 #define C_00B848_PRIORITY 0xFFFFF3FF
990 #define S_00B848_FLOAT_MODE(x) (((x) & 0xFF) << 12)
991 #define G_00B848_FLOAT_MODE(x) (((x) >> 12) & 0xFF)
992 #define C_00B848_FLOAT_MODE 0xFFF00FFF
993 #define S_00B848_PRIV(x) (((x) & 0x1) << 20)
994 #define G_00B848_PRIV(x) (((x) >> 20) & 0x1)
995 #define C_00B848_PRIV 0xFFEFFFFF
996 #define S_00B848_DX10_CLAMP(x) (((x) & 0x1) << 21)
997 #define G_00B848_DX10_CLAMP(x) (((x) >> 21) & 0x1)
998 #define C_00B848_DX10_CLAMP 0xFFDFFFFF
999 #define S_00B848_DEBUG_MODE(x) (((x) & 0x1) << 22)
1000 #define G_00B848_DEBUG_MODE(x) (((x) >> 22) & 0x1)
1001 #define C_00B848_DEBUG_MODE 0xFFBFFFFF
1002 #define S_00B848_IEEE_MODE(x) (((x) & 0x1) << 23)
1003 #define G_00B848_IEEE_MODE(x) (((x) >> 23) & 0x1)
1004 #define C_00B848_IEEE_MODE 0xFF7FFFFF
1005 #define S_00B848_WGP_MODE(x) (((x) & 0x1) << 29)
1006 #define G_00B848_WGP_MODE(x) (((x) >> 29) & 0x1)
1007 #define C_00B848_WGP_MODE 0xDFFFFFFF
1008 #define S_00B848_MEM_ORDERED(x) (((x) & 0x1) << 30)
1009 #define G_00B848_MEM_ORDERED(x) (((x) >> 30) & 0x1)
1010 #define C_00B848_MEM_ORDERED 0xBFFFFFFF
1011 #define S_00B848_FWD_PROGRESS(x) (((x) & 0x1) << 31)
1012 #define G_00B848_FWD_PROGRESS(x) (((x) >> 31) & 0x1)
1013 #define C_00B848_FWD_PROGRESS 0x7FFFFFFF
1014 
1015 
1016 // Helpers for setting FLOAT_MODE
1017 #define FP_ROUND_ROUND_TO_NEAREST 0
1018 #define FP_ROUND_ROUND_TO_INF 1
1019 #define FP_ROUND_ROUND_TO_NEGINF 2
1020 #define FP_ROUND_ROUND_TO_ZERO 3
1021 
1022 // Bits 3:0 control rounding mode. 1:0 control single precision, 3:2 double
1023 // precision.
1024 #define FP_ROUND_MODE_SP(x) ((x) & 0x3)
1025 #define FP_ROUND_MODE_DP(x) (((x) & 0x3) << 2)
1026 
1027 #define FP_DENORM_FLUSH_IN_FLUSH_OUT 0
1028 #define FP_DENORM_FLUSH_OUT 1
1029 #define FP_DENORM_FLUSH_IN 2
1030 #define FP_DENORM_FLUSH_NONE 3
1031 
1032 
1033 // Bits 7:4 control denormal handling. 5:4 control single precision, 6:7 double
1034 // precision.
1035 #define FP_DENORM_MODE_SP(x) (((x) & 0x3) << 4)
1036 #define FP_DENORM_MODE_DP(x) (((x) & 0x3) << 6)
1037 
1038 #define R_00B860_COMPUTE_TMPRING_SIZE 0x00B860
1039 #define S_00B860_WAVESIZE_PreGFX11(x) (((x) & 0x1FFF) << 12)
1040 #define S_00B860_WAVESIZE_GFX11Plus(x) (((x) & 0x7FFF) << 12)
1041 
1042 #define R_0286E8_SPI_TMPRING_SIZE 0x0286E8
1043 #define S_0286E8_WAVESIZE_PreGFX11(x) (((x) & 0x1FFF) << 12)
1044 #define S_0286E8_WAVESIZE_GFX11Plus(x) (((x) & 0x7FFF) << 12)
1045 
1046 #define R_028B54_VGT_SHADER_STAGES_EN 0x028B54
1047 #define S_028B54_HS_W32_EN(x) (((x) & 0x1) << 21)
1048 #define S_028B54_GS_W32_EN(x) (((x) & 0x1) << 22)
1049 #define S_028B54_VS_W32_EN(x) (((x) & 0x1) << 23)
1050 #define R_0286D8_SPI_PS_IN_CONTROL 0x0286D8
1051 #define S_0286D8_PS_W32_EN(x) (((x) & 0x1) << 15)
1052 #define R_00B800_COMPUTE_DISPATCH_INITIATOR 0x00B800
1053 #define S_00B800_CS_W32_EN(x) (((x) & 0x1) << 15)
1054 
1055 #define R_SPILLED_SGPRS 0x4
1056 #define R_SPILLED_VGPRS 0x8
1057 } // End namespace llvm
1058 
1059 #endif
llvm::AMDGPU::MTBUFFormat::DataFormat
DataFormat
Definition: SIDefines.h:466
llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64
@ OPERAND_REG_INLINE_C_FP64
Definition: SIDefines.h:170
llvm::AMDGPU::MTBUFFormat::DFMT_DEFAULT
@ DFMT_DEFAULT
Definition: SIDefines.h:488
llvm::SIInstrFlags::renamedInGFX9
@ renamedInGFX9
Definition: SIDefines.h:86
llvm::AMDGPU::Hwreg::EXCP_EN_INPUT_DENORMAL_MASK
@ EXCP_EN_INPUT_DENORMAL_MASK
Definition: SIDefines.h:450
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_USCALED
@ UFMT_16_16_16_16_USCALED
Definition: SIDefines.h:701
llvm::AMDGPU::SendMsg::ID_RTN_GET_DDID
@ ID_RTN_GET_DDID
Definition: SIDefines.h:335
llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX
@ INLINE_INTEGER_C_MAX
Definition: SIDefines.h:285
llvm::AMDGPU::DPP::ROW_SHL_LAST
@ ROW_SHL_LAST
Definition: SIDefines.h:805
llvm::AMDGPUAsmVariants::VOP3_DPP
@ VOP3_DPP
Definition: SIDefines.h:268
llvm::AMDGPU::DPP::ROW_SHR_FIRST
@ ROW_SHR_FIRST
Definition: SIDefines.h:808
llvm::SIInstrFlags::SOPK
@ SOPK
Definition: SIDefines.h:36
llvm::AMDGPU::UfmtGFX10::UFMT_FIRST
@ UFMT_FIRST
Definition: SIDefines.h:628
llvm::AMDGPU::DPP::ROW_ROR_FIRST
@ ROW_ROR_FIRST
Definition: SIDefines.h:812
llvm::SIInstrFlags::MIMG
@ MIMG
Definition: SIDefines.h:57
llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_SNORM
@ UFMT_2_10_10_10_SNORM
Definition: SIDefines.h:596
llvm::AMDGPU::Hwreg::IEEE_MODE_MASK
@ IEEE_MODE_MASK
Definition: SIDefines.h:444
llvm::AMDGPU::DPP::DPP_FI_0
@ DPP_FI_0
Definition: SIDefines.h:845
llvm::AMDGPU::DPP::QUAD_PERM_LAST
@ QUAD_PERM_LAST
Definition: SIDefines.h:801
llvm::AMDGPU::UfmtGFX11::UFMT_16_SNORM
@ UFMT_16_SNORM
Definition: SIDefines.h:646
llvm::AMDGPU::DPP::DPP_UNUSED7_LAST
@ DPP_UNUSED7_LAST
Definition: SIDefines.h:825
llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_UINT
@ UFMT_11_11_10_UINT
Definition: SIDefines.h:584
llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_SSCALED
@ UFMT_11_11_10_SSCALED
Definition: SIDefines.h:583
llvm::AMDGPU::UfmtGFX10::UFMT_INVALID
@ UFMT_INVALID
Definition: SIDefines.h:536
llvm
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:17
llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_32_SINT
@ UFMT_32_32_32_32_SINT
Definition: SIDefines.h:711
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_SNORM
@ UFMT_16_16_16_16_SNORM
Definition: SIDefines.h:614
llvm::SIInstrFlags::WQM
@ WQM
Definition: SIDefines.h:77
llvm::AMDGPU::DPP::ROW_SHR0
@ ROW_SHR0
Definition: SIDefines.h:807
llvm::AMDGPU::MTBUFFormat::NumFormat
NumFormat
Definition: SIDefines.h:494
llvm::AMDGPU::SendMsg::ID_RTN_GET_DOORBELL
@ ID_RTN_GET_DOORBELL
Definition: SIDefines.h:334
llvm::AMDGPU::DPP::DPP8_FI_0
@ DPP8_FI_0
Definition: SIDefines.h:847
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_SSCALED
@ UFMT_8_8_8_8_SSCALED
Definition: SIDefines.h:605
llvm::AMDGPU::MTBUFFormat::DFMT_2_10_10_10
@ DFMT_2_10_10_10
Definition: SIDefines.h:476
llvm::AMDGPU::UfmtGFX10::UFMT_16_FLOAT
@ UFMT_16_FLOAT
Definition: SIDefines.h:551
llvm::AMDGPU::VOP3PEncoding::OP_SEL_HI_0
@ OP_SEL_HI_0
Definition: SIDefines.h:886
llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16
@ OPERAND_REG_INLINE_C_INT16
Operands with register or inline constant.
Definition: SIDefines.h:165
llvm::AMDGPU::UfmtGFX10::UFMT_8_SSCALED
@ UFMT_8_SSCALED
Definition: SIDefines.h:541
llvm::AMDGPU::DPP::BCAST31
@ BCAST31
Definition: SIDefines.h:829
llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_SINT
@ UFMT_2_10_10_10_SINT
Definition: SIDefines.h:600
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_UNORM
@ UFMT_8_8_8_8_UNORM
Definition: SIDefines.h:602
llvm::AMDGPU::SDWA::BYTE_1
@ BYTE_1
Definition: SIDefines.h:764
llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_UNORM
@ UFMT_2_10_10_10_UNORM
Definition: SIDefines.h:595
llvm::AMDGPU::Hwreg::ID_SHIFT_
@ ID_SHIFT_
Definition: SIDefines.h:408
MCInstrDesc.h
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_UINT
@ UFMT_8_8_UINT
Definition: SIDefines.h:657
llvm::AMDGPU::MTBUFFormat::DFMT_32
@ DFMT_32
Definition: SIDefines.h:471
llvm::AMDGPU::MTBUFFormat::DFMT_8_8
@ DFMT_8_8
Definition: SIDefines.h:470
llvm::AMDGPU::Hwreg::WidthMinusOne
WidthMinusOne
Definition: SIDefines.h:425
llvm::AMDGPU::MTBUFFormat::NFMT_RESERVED_6
@ NFMT_RESERVED_6
Definition: SIDefines.h:501
llvm::AMDGPU::Hwreg::ID_LDS_ALLOC
@ ID_LDS_ALLOC
Definition: SIDefines.h:388
llvm::AMDGPU::UfmtGFX11::UFMT_10_10_10_2_SINT
@ UFMT_10_10_10_2_SINT
Definition: SIDefines.h:679
llvm::SIInstrFlags::VALU
@ VALU
Definition: SIDefines.h:30
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_SSCALED
@ UFMT_8_8_SSCALED
Definition: SIDefines.h:656
llvm::AMDGPU::MTBUFFormat::DFMT_MASK
@ DFMT_MASK
Definition: SIDefines.h:491
llvm::AMDGPU::Swizzle::BITMASK_OR_SHIFT
@ BITMASK_OR_SHIFT
Definition: SIDefines.h:754
llvm::AMDGPU::MTBUFFormat::DFMT_10_10_10_2
@ DFMT_10_10_10_2
Definition: SIDefines.h:475
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_USCALED
@ UFMT_8_8_USCALED
Definition: SIDefines.h:555
llvm::AMDGPU::UfmtGFX11::UFMT_INVALID
@ UFMT_INVALID
Definition: SIDefines.h:636
llvm::SIInstrFlags::IsMAI
@ IsMAI
Definition: SIDefines.h:117
llvm::AMDGPU::UfmtGFX11::UFMT_8_SINT
@ UFMT_8_SINT
Definition: SIDefines.h:643
llvm::AMDGPU::OPERAND_KIMM16
@ OPERAND_KIMM16
Definition: SIDefines.h:178
llvm::AMDGPU::DPP::DPP_UNUSED3
@ DPP_UNUSED3
Definition: SIDefines.h:810
llvm::AMDGPU::OPERAND_REG_IMM_V2FP16
@ OPERAND_REG_IMM_V2FP16
Definition: SIDefines.h:159
llvm::SIInstrFlags::SOPC
@ SOPC
Definition: SIDefines.h:35
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_SINT
@ UFMT_8_8_8_8_SINT
Definition: SIDefines.h:693
llvm::SIInstrFlags::VGPRSpill
@ VGPRSpill
Definition: SIDefines.h:63
llvm::AMDGPU::SendMsg::ID_STALL_WAVE_GEN
@ ID_STALL_WAVE_GEN
Definition: SIDefines.h:325
llvm::SIInstrFlags::FlatScratch
@ FlatScratch
Definition: SIDefines.h:123
llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_USCALED
@ UFMT_10_10_10_2_USCALED
Definition: SIDefines.h:590
llvm::AMDGPU::UfmtGFX11::UFMT_32_32_UINT
@ UFMT_32_32_UINT
Definition: SIDefines.h:695
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_SINT
@ UFMT_16_16_SINT
Definition: SIDefines.h:569
llvm::AMDGPU::Swizzle::QUAD_PERM_ENC
@ QUAD_PERM_ENC
Definition: SIDefines.h:734
llvm::AMDGPU::DPP::DPP8_FI_1
@ DPP8_FI_1
Definition: SIDefines.h:848
llvm::AMDGPU::MTBUFFormat::NFMT_UNDEF
@ NFMT_UNDEF
Definition: SIDefines.h:508
llvm::AMDGPU::UfmtGFX11::UFMT_32_SINT
@ UFMT_32_SINT
Definition: SIDefines.h:661
llvm::AMDGPU::VGPRIndexMode::ID_SRC0
@ ID_SRC0
Definition: SIDefines.h:239
llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_SNORM
@ UFMT_11_11_10_SNORM
Definition: SIDefines.h:581
llvm::AMDGPU::Exp::ET_NULL
@ ET_NULL
Definition: SIDefines.h:859
llvm::AMDGPU::SendMsg::STREAM_ID_MASK_
@ STREAM_ID_MASK_
Definition: SIDefines.h:375
llvm::AMDGPU::MTBUFFormat::DFMT_32_32_32
@ DFMT_32_32_32
Definition: SIDefines.h:480
llvm::AMDGPU::UfmtGFX10::UFMT_32_32_UINT
@ UFMT_32_32_UINT
Definition: SIDefines.h:609
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_UNORM
@ UFMT_8_8_8_8_UNORM
Definition: SIDefines.h:688
llvm::AMDGPU::MTBUFFormat::DFMT_8
@ DFMT_8
Definition: SIDefines.h:468
llvm::SIInstrFlags::VOP3
@ VOP3
Definition: SIDefines.h:45
llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_SINT
@ UFMT_10_10_10_2_SINT
Definition: SIDefines.h:593
llvm::SISrcMods::OP_SEL_0
@ OP_SEL_0
Definition: SIDefines.h:220
llvm::AMDGPU::ImplicitArg::PRIVATE_BASE_OFFSET
@ PRIVATE_BASE_OFFSET
Definition: SIDefines.h:899
llvm::AMDGPU::EncValues::SGPR_MAX_SI
@ SGPR_MAX_SI
Definition: SIDefines.h:277
llvm::AMDGPU::SendMsg::OP_GS_LAST_
@ OP_GS_LAST_
Definition: SIDefines.h:357
llvm::SIInstrFlags::VOPC
@ VOPC
Definition: SIDefines.h:42
llvm::AMDGPU::VOP3PEncoding::OpSel
OpSel
Definition: SIDefines.h:885
llvm::AMDGPU::Swizzle::LANE_MASK
@ LANE_MASK
Definition: SIDefines.h:742
llvm::AMDGPU::SendMsg::STREAM_ID_WIDTH_
@ STREAM_ID_WIDTH_
Definition: SIDefines.h:374
llvm::AMDGPU::Hwreg::EXCP_EN_INVALID_MASK
@ EXCP_EN_INVALID_MASK
Definition: SIDefines.h:449
llvm::SIOutMods::NONE
@ NONE
Definition: SIDefines.h:228
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_UNORM
@ UFMT_8_8_UNORM
Definition: SIDefines.h:553
llvm::AMDGPU::SendMsg::ID_HS_TESSFACTOR_GFX11Plus
@ ID_HS_TESSFACTOR_GFX11Plus
Definition: SIDefines.h:321
llvm::AMDGPU::SDWA::BYTE_0
@ BYTE_0
Definition: SIDefines.h:763
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_SNORM
@ UFMT_16_16_SNORM
Definition: SIDefines.h:665
llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE
@ WIDTH_M1_SRC_PRIVATE_BASE
Definition: SIDefines.h:432
llvm::AMDGPU::DPP::DPP_UNUSED4_LAST
@ DPP_UNUSED4_LAST
Definition: SIDefines.h:816
llvm::AMDGPU::Hwreg::OFFSET_WIDTH_
@ OFFSET_WIDTH_
Definition: SIDefines.h:416
llvm::AMDGPU::Hwreg::ID_MASK_
@ ID_MASK_
Definition: SIDefines.h:410
llvm::AMDGPU::Exp::ET_POS0
@ ET_POS0
Definition: SIDefines.h:860
llvm::AMDGPU::OperandType
OperandType
Definition: SIDefines.h:149
llvm::AMDGPU::MTBUFFormat::DFMT_11_11_10
@ DFMT_11_11_10
Definition: SIDefines.h:474
llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_MAX
@ DFMT_NFMT_MAX
Definition: SIDefines.h:523
llvm::SIInstrFlags::VINTRP
@ VINTRP
Definition: SIDefines.h:48
llvm::AMDGPU::OPERAND_REG_IMM_V2INT32
@ OPERAND_REG_IMM_V2INT32
Definition: SIDefines.h:161
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_SSCALED
@ UFMT_16_16_16_16_SSCALED
Definition: SIDefines.h:702
llvm::AMDGPU::SendMsg::OP_GS_CUT
@ OP_GS_CUT
Definition: SIDefines.h:354
llvm::AMDGPU::SendMsg::ID_EARLY_PRIM_DEALLOC
@ ID_EARLY_PRIM_DEALLOC
Definition: SIDefines.h:328
llvm::AMDGPU::DPP::ROW_XMASK0
@ ROW_XMASK0
Definition: SIDefines.h:837
llvm::AMDGPU::MTBUFFormat::NFMT_DEFAULT
@ NFMT_DEFAULT
Definition: SIDefines.h:509
llvm::AMDGPU::SDWA::UNUSED_PRESERVE
@ UNUSED_PRESERVE
Definition: SIDefines.h:775
llvm::AMDGPU::MTBUFFormat::NFMT_SNORM
@ NFMT_SNORM
Definition: SIDefines.h:496
llvm::AMDGPU::Swizzle::BITMASK_XOR_SHIFT
@ BITMASK_XOR_SHIFT
Definition: SIDefines.h:755
llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_UNORM
@ UFMT_2_10_10_10_UNORM
Definition: SIDefines.h:681
llvm::AMDGPU::DPP::ROW_MIRROR
@ ROW_MIRROR
Definition: SIDefines.h:826
llvm::AMDGPU::UfmtGFX10::UFMT_8_SINT
@ UFMT_8_SINT
Definition: SIDefines.h:543
llvm::AMDGPU::Exp::Target
Target
Definition: SIDefines.h:855
llvm::AMDGPU::UfmtGFX10::UFMT_32_32_FLOAT
@ UFMT_32_32_FLOAT
Definition: SIDefines.h:611
llvm::AMDGPU::Swizzle::BITMASK_WIDTH
@ BITMASK_WIDTH
Definition: SIDefines.h:751
llvm::AMDGPU::SDWA::SRC_SGPR_MAX_SI
@ SRC_SGPR_MAX_SI
Definition: SIDefines.h:787
llvm::AMDGPU::Hwreg::ID_HW_ID1
@ ID_HW_ID1
Definition: SIDefines.h:403
llvm::AMDGPU::DPP::DPP_UNUSED1
@ DPP_UNUSED1
Definition: SIDefines.h:802
llvm::AMDGPU::SendMsg::OP_GS_EMIT
@ OP_GS_EMIT
Definition: SIDefines.h:355
llvm::AMDGPU::DPP::DPP_UNUSED7_FIRST
@ DPP_UNUSED7_FIRST
Definition: SIDefines.h:824
llvm::AMDGPU::Swizzle::LANE_MAX
@ LANE_MAX
Definition: SIDefines.h:743
llvm::AMDGPU::Hwreg::WIDTH_M1_DEFAULT_
@ WIDTH_M1_DEFAULT_
Definition: SIDefines.h:426
llvm::AMDGPU::EncValues::VGPR_MAX
@ VGPR_MAX
Definition: SIDefines.h:290
llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MIN
@ TTMP_GFX9PLUS_MIN
Definition: SIDefines.h:281
llvm::AMDGPU::OPERAND_REG_IMM_LAST
@ OPERAND_REG_IMM_LAST
Definition: SIDefines.h:192
llvm::SIInstrFlags::VOPAsmPrefer32Bit
@ VOPAsmPrefer32Bit
Definition: SIDefines.h:83
llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_FLOAT
@ UFMT_32_32_32_FLOAT
Definition: SIDefines.h:709
llvm::SIInstrFlags::FPClamp
@ FPClamp
Definition: SIDefines.h:89
llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK
@ VOPC_DST_SGPR_MASK
Definition: SIDefines.h:782
llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE
@ SRC0_ENABLE
Definition: SIDefines.h:250
llvm::AMDGPU::SendMsg::Id
Id
Definition: SIDefines.h:315
llvm::SISrcMods::OP_SEL_1
@ OP_SEL_1
Definition: SIDefines.h:221
llvm::AMDGPU::DPP::ROW_SHL_FIRST
@ ROW_SHL_FIRST
Definition: SIDefines.h:804
llvm::AMDGPU::Hwreg::EXCP_EN_INEXACT_MASK
@ EXCP_EN_INEXACT_MASK
Definition: SIDefines.h:454
llvm::SIInstrFlags::TRANS
@ TRANS
Definition: SIDefines.h:51
llvm::SIRCFlags
SIRCFlags
Definition: SIDefines.h:18
Swizzle
static std::vector< std::pair< int, unsigned > > Swizzle(std::vector< std::pair< int, unsigned >> Src, R600InstrInfo::BankSwizzle Swz)
Definition: R600InstrInfo.cpp:350
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_UINT
@ UFMT_16_16_UINT
Definition: SIDefines.h:668
llvm::AMDGPU::Exp::ET_PARAM0
@ ET_PARAM0
Definition: SIDefines.h:867
llvm::AMDGPU::UfmtGFX10::UFMT_32_FLOAT
@ UFMT_32_FLOAT
Definition: SIDefines.h:562
llvm::AMDGPU::SDWA::SRC_VGPR_MAX
@ SRC_VGPR_MAX
Definition: SIDefines.h:785
llvm::AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE
@ OFFSET_SRC_PRIVATE_BASE
Definition: SIDefines.h:422
llvm::AMDGPU::SDWA::DstUnused
DstUnused
Definition: SIDefines.h:772
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_SNORM
@ UFMT_8_8_SNORM
Definition: SIDefines.h:554
llvm::AMDGPU::Hwreg::ID_IB_STS
@ ID_IB_STS
Definition: SIDefines.h:389
llvm::SIInstrFlags::VOP2
@ VOP2
Definition: SIDefines.h:41
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_UINT
@ UFMT_8_8_8_8_UINT
Definition: SIDefines.h:606
llvm::AMDGPU::SendMsg::ID_SAVEWAVE
@ ID_SAVEWAVE
Definition: SIDefines.h:324
llvm::SISrcMods::NEG
@ NEG
Definition: SIDefines.h:216
llvm::AMDGPU::MTBUFFormat::MergedFormat
MergedFormat
Definition: SIDefines.h:515
llvm::AMDGPU::UfmtGFX11::UFMT_32_32_FLOAT
@ UFMT_32_32_FLOAT
Definition: SIDefines.h:697
llvm::SIInstrFlags::FPAtomic
@ FPAtomic
Definition: SIDefines.h:114
llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_SINT
@ UFMT_32_32_32_SINT
Definition: SIDefines.h:708
llvm::AMDGPU::SendMsg::ID_MASK_PreGFX11_
@ ID_MASK_PreGFX11_
Definition: SIDefines.h:341
llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_32_FLOAT
@ UFMT_32_32_32_32_FLOAT
Definition: SIDefines.h:626
llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN
@ INLINE_INTEGER_C_MIN
Definition: SIDefines.h:283
llvm::AMDGPU::SDWA::UNUSED_SEXT
@ UNUSED_SEXT
Definition: SIDefines.h:774
llvm::AMDGPU::Hwreg::ID_SQ_PERF_SNAPSHOT_PC_LO
@ ID_SQ_PERF_SNAPSHOT_PC_LO
Definition: SIDefines.h:398
llvm::AMDGPU::SendMsg::OP_GS_EMIT_CUT
@ OP_GS_EMIT_CUT
Definition: SIDefines.h:356
llvm::AMDGPU::Hwreg::ID_TBA_HI
@ ID_TBA_HI
Definition: SIDefines.h:392
llvm::AMDGPU::Swizzle::BITMASK_PERM_ENC_MASK
@ BITMASK_PERM_ENC_MASK
Definition: SIDefines.h:738
llvm::AMDGPU::SendMsg::ID_DEALLOC_VGPRS_GFX11Plus
@ ID_DEALLOC_VGPRS_GFX11Plus
Definition: SIDefines.h:322
llvm::AMDGPUAsmVariants::VOP3
@ VOP3
Definition: SIDefines.h:264
llvm::AMDGPU::SDWA::SDWA9EncValues
SDWA9EncValues
Definition: SIDefines.h:778
llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_SSCALED
@ UFMT_10_11_11_SSCALED
Definition: SIDefines.h:575
llvm::AMDGPU::UfmtGFX10::UFMT_16_UINT
@ UFMT_16_UINT
Definition: SIDefines.h:549
llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST
@ OPERAND_REG_INLINE_AC_LAST
Definition: SIDefines.h:198
llvm::AMDGPU::SendMsg::OP_GS_FIRST_
@ OP_GS_FIRST_
Definition: SIDefines.h:358
llvm::AMDGPU::SendMsg::ID_GET_DOORBELL
@ ID_GET_DOORBELL
Definition: SIDefines.h:330
llvm::AMDGPU::OPERAND_REG_IMM_FP32
@ OPERAND_REG_IMM_FP32
Definition: SIDefines.h:154
llvm::AMDGPU::CPol::CPol
CPol
Definition: SIDefines.h:300
llvm::SIInstrFlags::FPDPRounding
@ FPDPRounding
Definition: SIDefines.h:111
llvm::AMDGPU::UfmtGFX10::UnifiedFormat
UnifiedFormat
Definition: SIDefines.h:535
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_UINT
@ UFMT_16_16_16_16_UINT
Definition: SIDefines.h:617
llvm::AMDGPU::UfmtGFX11::UFMT_16_SSCALED
@ UFMT_16_SSCALED
Definition: SIDefines.h:648
llvm::AMDGPUAsmVariants::SDWA9
@ SDWA9
Definition: SIDefines.h:266
llvm::AMDGPU::MTBUFFormat::DFMT_32_32_32_32
@ DFMT_32_32_32_32
Definition: SIDefines.h:481
llvm::SIInstrFlags::SOP2
@ SOP2
Definition: SIDefines.h:34
llvm::AMDGPU::SDWA::UNUSED_PAD
@ UNUSED_PAD
Definition: SIDefines.h:773
llvm::AMDGPU::SendMsg::ID_RTN_SAVE_WAVE
@ ID_RTN_SAVE_WAVE
Definition: SIDefines.h:338
llvm::AMDGPU::VGPRIndexMode::ID_SRC2
@ ID_SRC2
Definition: SIDefines.h:241
llvm::AMDGPU::Exp::ET_INVALID
@ ET_INVALID
Definition: SIDefines.h:878
llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT32
@ OPERAND_REG_INLINE_AC_V2INT32
Definition: SIDefines.h:188
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_UINT
@ UFMT_16_16_UINT
Definition: SIDefines.h:568
llvm::AMDGPU::Hwreg::ID_WIDTH_
@ ID_WIDTH_
Definition: SIDefines.h:409
llvm::AMDGPU::Exp::ET_MRTZ_MAX_IDX
@ ET_MRTZ_MAX_IDX
Definition: SIDefines.h:871
llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32
@ OPERAND_REG_INLINE_C_INT32
Definition: SIDefines.h:166
llvm::AMDGPU::VGPRIndexMode::ENABLE_MASK
@ ENABLE_MASK
Definition: SIDefines.h:254
llvm::AMDGPU::Hwreg::ID_MODE
@ ID_MODE
Definition: SIDefines.h:383
llvm::AMDGPU::DPP::DPP_UNUSED8_FIRST
@ DPP_UNUSED8_FIRST
Definition: SIDefines.h:830
llvm::AMDGPU::SendMsg::OP_SYS_LAST_
@ OP_SYS_LAST_
Definition: SIDefines.h:364
llvm::AMDGPU::SendMsg::ID_GS_ALLOC_REQ
@ ID_GS_ALLOC_REQ
Definition: SIDefines.h:329
llvm::SIInstrFlags::N_INFINITY
@ N_INFINITY
Definition: SIDefines.h:137
llvm::AMDGPU::Hwreg::ID_POPS_PACKER
@ ID_POPS_PACKER
Definition: SIDefines.h:405
llvm::AMDGPU::CPol::DLC
@ DLC
Definition: SIDefines.h:303
llvm::SIInstrFlags::IsAtomicNoRet
@ IsAtomicNoRet
Definition: SIDefines.h:126
llvm::SIInstrFlags::DPP
@ DPP
Definition: SIDefines.h:50
llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_32_FLOAT
@ UFMT_32_32_32_32_FLOAT
Definition: SIDefines.h:712
llvm::AMDGPU::Swizzle::BITMASK_MAX
@ BITMASK_MAX
Definition: SIDefines.h:750
llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_32_SINT
@ UFMT_32_32_32_32_SINT
Definition: SIDefines.h:625
llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16
@ OPERAND_REG_INLINE_AC_FP16
Definition: SIDefines.h:183
llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_UNORM
@ UFMT_10_11_11_UNORM
Definition: SIDefines.h:572
llvm::AMDGPU::DPP::ROW_SHL0
@ ROW_SHL0
Definition: SIDefines.h:803
llvm::AMDGPU::UfmtGFX10::UFMT_32_SINT
@ UFMT_32_SINT
Definition: SIDefines.h:561
llvm::AMDGPU::DPP::ROW_XMASK_FIRST
@ ROW_XMASK_FIRST
Definition: SIDefines.h:838
llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MAX
@ TTMP_GFX9PLUS_MAX
Definition: SIDefines.h:282
llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_SNORM
@ UFMT_10_11_11_SNORM
Definition: SIDefines.h:573
llvm::AMDGPU::SDWA::SRC_TTMP_MAX
@ SRC_TTMP_MAX
Definition: SIDefines.h:790
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_USCALED
@ UFMT_8_8_8_8_USCALED
Definition: SIDefines.h:690
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_SSCALED
@ UFMT_16_16_SSCALED
Definition: SIDefines.h:567
llvm::SIOutMods::DIV2
@ DIV2
Definition: SIDefines.h:231
llvm::AMDGPU::DPP::DPP_UNUSED4_FIRST
@ DPP_UNUSED4_FIRST
Definition: SIDefines.h:815
llvm::AMDGPU::SendMsg::STREAM_ID_LAST_
@ STREAM_ID_LAST_
Definition: SIDefines.h:371
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_SINT
@ UFMT_8_8_8_8_SINT
Definition: SIDefines.h:607
llvm::AMDGPU::SendMsg::ID_SYSMSG
@ ID_SYSMSG
Definition: SIDefines.h:332
llvm::AMDGPU::Hwreg::Id
Id
Definition: SIDefines.h:382
llvm::AMDGPU::UfmtGFX11::UFMT_8_USCALED
@ UFMT_8_USCALED
Definition: SIDefines.h:640
llvm::AMDGPU::SDWA::BYTE_2
@ BYTE_2
Definition: SIDefines.h:765
llvm::AMDGPU::Hwreg::GPR_IDX_EN_MASK
@ GPR_IDX_EN_MASK
Definition: SIDefines.h:457
llvm::AMDGPU::UfmtGFX10::UFMT_16_SSCALED
@ UFMT_16_SSCALED
Definition: SIDefines.h:548
llvm::AMDGPU::CPol::NT
@ NT
Definition: SIDefines.h:307
llvm::AMDGPU::MTBUFFormat::DFMT_16_16_16_16
@ DFMT_16_16_16_16
Definition: SIDefines.h:479
llvm::AMDGPU::Exp::ET_PRIM
@ ET_PRIM
Definition: SIDefines.h:864
llvm::AMDGPU::MTBUFFormat::DFMT_16
@ DFMT_16
Definition: SIDefines.h:469
AMDGPU
Definition: AMDGPUReplaceLDSUseWithPointer.cpp:114
llvm::AMDGPU::SendMsg::OP_GS_NOP
@ OP_GS_NOP
Definition: SIDefines.h:353
llvm::AMDGPU::OPERAND_REG_IMM_FP64
@ OPERAND_REG_IMM_FP64
Definition: SIDefines.h:155
llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE
@ WIDTH_M1_SRC_SHARED_BASE
Definition: SIDefines.h:431
llvm::AMDGPU::SendMsg::OP_SHIFT_
@ OP_SHIFT_
Definition: SIDefines.h:347
llvm::AMDGPU::SendMsg::STREAM_ID_DEFAULT_
@ STREAM_ID_DEFAULT_
Definition: SIDefines.h:370
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_SNORM
@ UFMT_8_8_8_8_SNORM
Definition: SIDefines.h:689
llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_SINT
@ UFMT_32_32_32_SINT
Definition: SIDefines.h:622
llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_FLOAT
@ UFMT_10_11_11_FLOAT
Definition: SIDefines.h:578
llvm::SIInstrFlags::DisableWQM
@ DisableWQM
Definition: SIDefines.h:78
llvm::AMDGPU::VGPRIndexMode::SRC1_ENABLE
@ SRC1_ENABLE
Definition: SIDefines.h:251
llvm::AMDGPU::SendMsg::OP_SYS_ECC_ERR_INTERRUPT
@ OP_SYS_ECC_ERR_INTERRUPT
Definition: SIDefines.h:360
llvm::AMDGPU::CPol::SC0
@ SC0
Definition: SIDefines.h:305
llvm::AMDGPU::MTBUFFormat::DFMT_8_8_8_8
@ DFMT_8_8_8_8
Definition: SIDefines.h:477
llvm::AMDGPU::MTBUFFormat::DFMT_UNDEF
@ DFMT_UNDEF
Definition: SIDefines.h:487
llvm::SIInstrFlags::VOP3P
@ VOP3P
Definition: SIDefines.h:46
llvm::AMDGPU::Hwreg::ID_TBA_LO
@ ID_TBA_LO
Definition: SIDefines.h:391
llvm::AMDGPU::MTBUFFormat::DFMT_INVALID
@ DFMT_INVALID
Definition: SIDefines.h:467
llvm::AMDGPU::OPERAND_REG_IMM_V2FP32
@ OPERAND_REG_IMM_V2FP32
Definition: SIDefines.h:162
llvm::SIInstrFlags::FlatGlobal
@ FlatGlobal
Definition: SIDefines.h:108
llvm::AMDGPU::UfmtGFX10::UFMT_16_SNORM
@ UFMT_16_SNORM
Definition: SIDefines.h:546
llvm::SIInstrFlags::SMRD
@ SMRD
Definition: SIDefines.h:56
llvm::AMDGPU::Hwreg::VSKIP_MASK
@ VSKIP_MASK
Definition: SIDefines.h:458
llvm::AMDGPU::Hwreg::ID_TMA_LO
@ ID_TMA_LO
Definition: SIDefines.h:393
llvm::AMDGPU::UfmtGFX11::UFMT_32_32_SINT
@ UFMT_32_32_SINT
Definition: SIDefines.h:696
llvm::AMDGPU::Hwreg::EXCP_EN_INT_DIV0_MASK
@ EXCP_EN_INT_DIV0_MASK
Definition: SIDefines.h:455
llvm::AMDGPU::SendMsg::ID_RTN_GET_REALTIME
@ ID_RTN_GET_REALTIME
Definition: SIDefines.h:337
llvm::AMDGPU::UfmtGFX10::UFMT_8_UNORM
@ UFMT_8_UNORM
Definition: SIDefines.h:538
llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT32
@ OPERAND_REG_INLINE_C_V2INT32
Definition: SIDefines.h:173
llvm::SIInstrFlags::IsPacked
@ IsPacked
Definition: SIDefines.h:102
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_UINT
@ UFMT_16_16_16_16_UINT
Definition: SIDefines.h:703
llvm::AMDGPUAsmVariants::DEFAULT
@ DEFAULT
Definition: SIDefines.h:263
llvm::AMDGPU::Hwreg::ID_SQ_PERF_SNAPSHOT_DATA
@ ID_SQ_PERF_SNAPSHOT_DATA
Definition: SIDefines.h:396
llvm::AMDGPU::SendMsg::StreamId
StreamId
Definition: SIDefines.h:368
llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND0
@ ET_DUAL_SRC_BLEND0
Definition: SIDefines.h:865
llvm::AMDGPU::Exp::ET_POS_LAST
@ ET_POS_LAST
Definition: SIDefines.h:863
llvm::AMDGPU::UfmtGFX11::UFMT_32_FLOAT
@ UFMT_32_FLOAT
Definition: SIDefines.h:662
llvm::AMDGPU::Swizzle::ID_REVERSE
@ ID_REVERSE
Definition: SIDefines.h:726
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_SSCALED
@ UFMT_8_8_SSCALED
Definition: SIDefines.h:556
llvm::SIInstrFlags::VM_CNT
@ VM_CNT
Definition: SIDefines.h:73
llvm::AMDGPU::SendMsg::ID_ORDERED_PS_DONE
@ ID_ORDERED_PS_DONE
Definition: SIDefines.h:327
llvm::AMDGPU::MTBUFFormat::NFMT_MIN
@ NFMT_MIN
Definition: SIDefines.h:505
llvm::SIInstrFlags::SGPRSpill
@ SGPRSpill
Definition: SIDefines.h:64
llvm::AMDGPU::Hwreg::OFFSET_MASK_
@ OFFSET_MASK_
Definition: SIDefines.h:417
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_UNORM
@ UFMT_16_16_16_16_UNORM
Definition: SIDefines.h:699
llvm::AMDGPU::OPERAND_SDWA_VOPC_DST
@ OPERAND_SDWA_VOPC_DST
Definition: SIDefines.h:207
llvm::SIInstrFlags::Q_NAN
@ Q_NAN
Definition: SIDefines.h:136
llvm::SIInstrFlags::EXP
@ EXP
Definition: SIDefines.h:58
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_USCALED
@ UFMT_8_8_USCALED
Definition: SIDefines.h:655
llvm::SIInstrFlags::LDSDIR
@ LDSDIR
Definition: SIDefines.h:67
llvm::AMDGPU::DPP::DPP_UNUSED6_FIRST
@ DPP_UNUSED6_FIRST
Definition: SIDefines.h:821
llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_
@ WIDTH_M1_SHIFT_
Definition: SIDefines.h:427
llvm::AMDGPU::EncValues::SGPR_MAX_GFX10
@ SGPR_MAX_GFX10
Definition: SIDefines.h:278
llvm::AMDGPU::VOP3PEncoding::OP_SEL_HI_2
@ OP_SEL_HI_2
Definition: SIDefines.h:888
llvm::AMDGPU::Swizzle::QUAD_PERM_ENC_MASK
@ QUAD_PERM_ENC_MASK
Definition: SIDefines.h:735
llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_SINT
@ UFMT_10_11_11_SINT
Definition: SIDefines.h:577
llvm::AMDGPU::UfmtGFX11::UFMT_FIRST
@ UFMT_FIRST
Definition: SIDefines.h:714
llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED
@ OPERAND_REG_IMM_FP16_DEFERRED
Definition: SIDefines.h:157
llvm::AMDGPU::ImplicitArg::HOSTCALL_PTR_OFFSET
@ HOSTCALL_PTR_OFFSET
Definition: SIDefines.h:896
llvm::SIInstrFlags::N_NORMAL
@ N_NORMAL
Definition: SIDefines.h:138
llvm::AMDGPU::UfmtGFX11::UFMT_8_SSCALED
@ UFMT_8_SSCALED
Definition: SIDefines.h:641
llvm::AMDGPU::SDWA::SRC_VGPR_MASK
@ SRC_VGPR_MASK
Definition: SIDefines.h:780
llvm::AMDGPU::EncValues::VGPR_MIN
@ VGPR_MIN
Definition: SIDefines.h:289
llvm::SISrcMods::SEXT
@ SEXT
Definition: SIDefines.h:218
llvm::AMDGPU::Hwreg::WIDTH_M1_WIDTH_
@ WIDTH_M1_WIDTH_
Definition: SIDefines.h:428
llvm::AMDGPU::Exp::ET_PARAM_MAX_IDX
@ ET_PARAM_MAX_IDX
Definition: SIDefines.h:876
llvm::AMDGPU::SendMsg::OP_SYS_REG_RD
@ OP_SYS_REG_RD
Definition: SIDefines.h:361
llvm::AMDGPU::MTBUFFormat::NFMT_MAX
@ NFMT_MAX
Definition: SIDefines.h:506
llvm::AMDGPU::Swizzle::LANE_NUM
@ LANE_NUM
Definition: SIDefines.h:745
llvm::AMDGPU::VGPRIndexMode::ID_MIN
@ ID_MIN
Definition: SIDefines.h:244
llvm::AMDGPU::Hwreg::ID_FLAT_SCR_HI
@ ID_FLAT_SCR_HI
Definition: SIDefines.h:401
llvm::AMDGPU::SDWA::SRC_VGPR_MIN
@ SRC_VGPR_MIN
Definition: SIDefines.h:784
llvm::AMDGPU::Hwreg::Offset
Offset
Definition: SIDefines.h:413
llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64
@ OPERAND_REG_INLINE_C_INT64
Definition: SIDefines.h:167
llvm::SIInstrFlags::S_NAN
@ S_NAN
Definition: SIDefines.h:135
llvm::SIInstrFlags::VOP3_OPSEL
@ VOP3_OPSEL
Definition: SIDefines.h:84
llvm::AMDGPU::CPol::GLC
@ GLC
Definition: SIDefines.h:301
uint64_t
llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_UNDEF
@ DFMT_NFMT_UNDEF
Definition: SIDefines.h:516
llvm::AMDGPU::VGPRIndexMode::EncBits
EncBits
Definition: SIDefines.h:248
llvm::AMDGPU::MTBUFFormat::NFMT_MASK
@ NFMT_MASK
Definition: SIDefines.h:512
llvm::AMDGPU::UfmtGFX11::UFMT_10_11_11_FLOAT
@ UFMT_10_11_11_FLOAT
Definition: SIDefines.h:672
llvm::AMDGPU::MTBUFFormat::NFMT_SNORM_OGL
@ NFMT_SNORM_OGL
Definition: SIDefines.h:502
llvm::SIOutMods::MUL2
@ MUL2
Definition: SIDefines.h:229
llvm::AMDGPU::DPP::DPP_UNUSED6_LAST
@ DPP_UNUSED6_LAST
Definition: SIDefines.h:822
llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32
@ OPERAND_REG_INLINE_C_FP32
Definition: SIDefines.h:169
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_SSCALED
@ UFMT_8_8_8_8_SSCALED
Definition: SIDefines.h:691
llvm::AMDGPU::MTBUFFormat::DFMT_SHIFT
@ DFMT_SHIFT
Definition: SIDefines.h:490
llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_32_UINT
@ UFMT_32_32_32_32_UINT
Definition: SIDefines.h:710
llvm::AMDGPU::SendMsg::ID_MASK_GFX11Plus_
@ ID_MASK_GFX11Plus_
Definition: SIDefines.h:342
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_USCALED
@ UFMT_16_16_USCALED
Definition: SIDefines.h:566
llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_32_UINT
@ UFMT_32_32_32_32_UINT
Definition: SIDefines.h:624
llvm::AMDGPU::DPP::DppCtrl
DppCtrl
Definition: SIDefines.h:798
llvm::AMDGPU::DPP::DPP_UNUSED8_LAST
@ DPP_UNUSED8_LAST
Definition: SIDefines.h:831
llvm::SIInstrFlags::D16Buf
@ D16Buf
Definition: SIDefines.h:105
llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND1
@ ET_DUAL_SRC_BLEND1
Definition: SIDefines.h:866
llvm::AMDGPU::OPERAND_SRC_FIRST
@ OPERAND_SRC_FIRST
Definition: SIDefines.h:200
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_SINT
@ UFMT_8_8_SINT
Definition: SIDefines.h:558
llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_UINT
@ UFMT_10_11_11_UINT
Definition: SIDefines.h:576
llvm::AMDGPU::SendMsg::ID_RTN_GET_TBA
@ ID_RTN_GET_TBA
Definition: SIDefines.h:339
llvm::AMDGPU::DPP::DPP_UNUSED2
@ DPP_UNUSED2
Definition: SIDefines.h:806
llvm::AMDGPU::Swizzle::ID_BROADCAST
@ ID_BROADCAST
Definition: SIDefines.h:727
llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN
@ INLINE_FLOATING_C_MIN
Definition: SIDefines.h:286
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_FLOAT
@ UFMT_16_16_16_16_FLOAT
Definition: SIDefines.h:705
llvm::AMDGPU::DPP::WAVE_SHL1
@ WAVE_SHL1
Definition: SIDefines.h:814
llvm::AMDGPU::Swizzle::ID_QUAD_PERM
@ ID_QUAD_PERM
Definition: SIDefines.h:723
llvm::AMDGPU::SDWA::DWORD
@ DWORD
Definition: SIDefines.h:769
llvm::AMDGPU::DPP::DPP_LAST
@ DPP_LAST
Definition: SIDefines.h:840
llvm::AMDGPU::MTBUFFormat::DFMT_32_32
@ DFMT_32_32
Definition: SIDefines.h:478
llvm::AMDGPU::Hwreg::FP_DENORM_MASK
@ FP_DENORM_MASK
Definition: SIDefines.h:442
llvm::AMDGPU::Hwreg::ID_HW_ID
@ ID_HW_ID
Definition: SIDefines.h:386
llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_USCALED
@ UFMT_2_10_10_10_USCALED
Definition: SIDefines.h:597
llvm::AMDGPU::SendMsg::OP_UNKNOWN_
@ OP_UNKNOWN_
Definition: SIDefines.h:346
llvm::AMDGPU::EncValues::TTMP_VI_MAX
@ TTMP_VI_MAX
Definition: SIDefines.h:280
llvm::AMDGPU::SendMsg::ID_INTERRUPT
@ ID_INTERRUPT
Definition: SIDefines.h:316
llvm::SIInstrFlags::ClassFlags
ClassFlags
Definition: SIDefines.h:134
llvm::AMDGPU::UfmtGFX10::UFMT_8_UINT
@ UFMT_8_UINT
Definition: SIDefines.h:542
llvm::AMDGPU::EncValues::LITERAL_CONST
@ LITERAL_CONST
Definition: SIDefines.h:288
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_SNORM
@ UFMT_16_16_SNORM
Definition: SIDefines.h:565
llvm::AMDGPU::DPP::BCAST15
@ BCAST15
Definition: SIDefines.h:828
llvm::AMDGPU::MTBUFFormat::DFMT_RESERVED_15
@ DFMT_RESERVED_15
Definition: SIDefines.h:482
llvm::AMDGPU::Hwreg::OFFSET_DEFAULT_
@ OFFSET_DEFAULT_
Definition: SIDefines.h:414
llvm::AMDGPU::UfmtGFX11::UFMT_16_SINT
@ UFMT_16_SINT
Definition: SIDefines.h:650
llvm::HasVGPR
@ HasVGPR
Definition: SIDefines.h:20
llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16
@ OPERAND_REG_INLINE_AC_INT16
Operands with an AccVGPR register or inline constant.
Definition: SIDefines.h:181
llvm::AMDGPU::Hwreg::ID_MEM_BASES
@ ID_MEM_BASES
Definition: SIDefines.h:390
llvm::SIInstrFlags::SDWA
@ SDWA
Definition: SIDefines.h:49
llvm::AMDGPU::Swizzle::BITMASK_MASK
@ BITMASK_MASK
Definition: SIDefines.h:749
llvm::HasSGPR
@ HasSGPR
Definition: SIDefines.h:22
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_UINT
@ UFMT_8_8_UINT
Definition: SIDefines.h:557
llvm::AMDGPU::Hwreg::EXCP_EN_UNDERFLOW_MASK
@ EXCP_EN_UNDERFLOW_MASK
Definition: SIDefines.h:453
llvm::AMDGPU::VOP3PEncoding::OP_SEL_HI_1
@ OP_SEL_HI_1
Definition: SIDefines.h:887
llvm::AMDGPU::CPol::ALL
@ ALL
Definition: SIDefines.h:308
llvm::AMDGPU::SDWA::SdwaSel
SdwaSel
Definition: SIDefines.h:762
llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16
@ OPERAND_REG_INLINE_C_V2INT16
Definition: SIDefines.h:171
llvm::AMDGPU::Exp::ET_MRT0
@ ET_MRT0
Definition: SIDefines.h:856
llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED
@ OPERAND_REG_IMM_FP32_DEFERRED
Definition: SIDefines.h:158
llvm::AMDGPU::Swizzle::BITMASK_AND_SHIFT
@ BITMASK_AND_SHIFT
Definition: SIDefines.h:753
llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_UINT
@ UFMT_32_32_32_UINT
Definition: SIDefines.h:707
llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_SSCALED
@ UFMT_10_10_10_2_SSCALED
Definition: SIDefines.h:591
llvm::AMDGPU::UfmtGFX11::UFMT_16_UINT
@ UFMT_16_UINT
Definition: SIDefines.h:649
llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32
@ OPERAND_REG_INLINE_AC_FP32
Definition: SIDefines.h:184
llvm::AMDGPU::SDWA::SRC_SGPR_MIN
@ SRC_SGPR_MIN
Definition: SIDefines.h:786
llvm::SIInstrFlags::DS
@ DS
Definition: SIDefines.h:60
llvm::AMDGPU::MTBUFFormat::DFMT_MIN
@ DFMT_MIN
Definition: SIDefines.h:484
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_UNORM
@ UFMT_8_8_UNORM
Definition: SIDefines.h:653
llvm::AMDGPU::OPERAND_REG_IMM_INT16
@ OPERAND_REG_IMM_INT16
Definition: SIDefines.h:153
llvm::AMDGPU::CPol::SCC
@ SCC
Definition: SIDefines.h:304
llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32
@ OPERAND_REG_INLINE_AC_INT32
Definition: SIDefines.h:182
llvm::AMDGPU::VGPRIndexMode::UNDEF
@ UNDEF
Definition: SIDefines.h:255
llvm::SIInstrFlags::SOP1
@ SOP1
Definition: SIDefines.h:33
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_USCALED
@ UFMT_16_16_USCALED
Definition: SIDefines.h:666
llvm::SISrcMods::NEG_HI
@ NEG_HI
Definition: SIDefines.h:219
llvm::AMDGPU::EncValues::SGPR_MIN
@ SGPR_MIN
Definition: SIDefines.h:276
llvm::AMDGPU::Exp::ET_MRTZ
@ ET_MRTZ
Definition: SIDefines.h:858
llvm::AMDGPU::MTBUFFormat::UFMT_UNDEF
@ UFMT_UNDEF
Definition: SIDefines.h:528
llvm::AMDGPU::Hwreg::ID_XNACK_MASK
@ ID_XNACK_MASK
Definition: SIDefines.h:402
llvm::AMDGPU::Hwreg::ID_SQ_PERF_SNAPSHOT_PC_HI
@ ID_SQ_PERF_SNAPSHOT_PC_HI
Definition: SIDefines.h:399
llvm::AMDGPU::Hwreg::WIDTH_DEFAULT_
@ WIDTH_DEFAULT_
Definition: SIDefines.h:437
llvm::HasAGPR
@ HasAGPR
Definition: SIDefines.h:21
llvm::AMDGPU::UfmtGFX11::UFMT_8_UNORM
@ UFMT_8_UNORM
Definition: SIDefines.h:638
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_UNORM
@ UFMT_16_16_UNORM
Definition: SIDefines.h:564
llvm::AMDGPU::DPP::ROW_HALF_MIRROR
@ ROW_HALF_MIRROR
Definition: SIDefines.h:827
llvm::AMDGPU::UfmtGFX10::UFMT_32_32_SINT
@ UFMT_32_32_SINT
Definition: SIDefines.h:610
llvm::AMDGPU::Hwreg::OFFSET_SHIFT_
@ OFFSET_SHIFT_
Definition: SIDefines.h:415
llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_USCALED
@ UFMT_2_10_10_10_USCALED
Definition: SIDefines.h:683
llvm::AMDGPU::UfmtGFX11::UFMT_8_UINT
@ UFMT_8_UINT
Definition: SIDefines.h:642
llvm::AMDGPU::UfmtGFX10::UFMT_16_USCALED
@ UFMT_16_USCALED
Definition: SIDefines.h:547
uint32_t
llvm::SIInstrFlags::FLAT
@ FLAT
Definition: SIDefines.h:59
llvm::SIInstrFlags::VOP1
@ VOP1
Definition: SIDefines.h:40
llvm::SIInstrFlags::FIXED_SIZE
@ FIXED_SIZE
Definition: SIDefines.h:82
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_SNORM
@ UFMT_8_8_8_8_SNORM
Definition: SIDefines.h:603
llvm::AMDGPU::UfmtGFX10::UFMT_32_UINT
@ UFMT_32_UINT
Definition: SIDefines.h:560
llvm::SIInstrFlags::Gather4
@ Gather4
Definition: SIDefines.h:79
llvm::AMDGPU::VGPRIndexMode::ID_MAX
@ ID_MAX
Definition: SIDefines.h:245
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_SNORM
@ UFMT_8_8_SNORM
Definition: SIDefines.h:654
llvm::AMDGPU::UfmtGFX11::UFMT_11_11_10_FLOAT
@ UFMT_11_11_10_FLOAT
Definition: SIDefines.h:674
llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_UINT
@ UFMT_10_10_10_2_UINT
Definition: SIDefines.h:592
llvm::SIInstrFlags::SALU
@ SALU
Definition: SIDefines.h:29
llvm::AMDGPU::Hwreg::LOD_CLAMP_MASK
@ LOD_CLAMP_MASK
Definition: SIDefines.h:445
llvm::AMDGPU::SendMsg::OP_SYS_HOST_TRAP_ACK
@ OP_SYS_HOST_TRAP_ACK
Definition: SIDefines.h:362
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_FLOAT
@ UFMT_16_16_FLOAT
Definition: SIDefines.h:670
llvm::AMDGPU::Hwreg::OFFSET_MEM_VIOL
@ OFFSET_MEM_VIOL
Definition: SIDefines.h:419
llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX
@ INLINE_INTEGER_C_POSITIVE_MAX
Definition: SIDefines.h:284
llvm::SIInstrFlags::MTBUF
@ MTBUF
Definition: SIDefines.h:55
llvm::AMDGPU::MTBUFFormat::UFMT_DEFAULT
@ UFMT_DEFAULT
Definition: SIDefines.h:529
llvm::AMDGPU::SDWA::SRC_SGPR_MAX_GFX10
@ SRC_SGPR_MAX_GFX10
Definition: SIDefines.h:788
llvm::AMDGPU::DPP::ROW_XMASK_LAST
@ ROW_XMASK_LAST
Definition: SIDefines.h:839
llvm::AMDGPU::VGPRIndexMode::DST_ENABLE
@ DST_ENABLE
Definition: SIDefines.h:253
llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_
@ STREAM_ID_FIRST_
Definition: SIDefines.h:372
llvm::SIInstrFlags::P_SUBNORMAL
@ P_SUBNORMAL
Definition: SIDefines.h:142
llvm::AMDGPU::OPERAND_INPUT_MODS
@ OPERAND_INPUT_MODS
Definition: SIDefines.h:204
llvm::AMDGPU::UfmtGFX11::UFMT_10_10_10_2_UNORM
@ UFMT_10_10_10_2_UNORM
Definition: SIDefines.h:676
llvm::AMDGPU::Swizzle::EncBits
EncBits
Definition: SIDefines.h:730
llvm::AMDGPU::EncValues::TTMP_VI_MIN
@ TTMP_VI_MIN
Definition: SIDefines.h:279
llvm::SIInstrFlags::P_INFINITY
@ P_INFINITY
Definition: SIDefines.h:144
llvm::AMDGPU::SendMsg::OP_SYS_FIRST_
@ OP_SYS_FIRST_
Definition: SIDefines.h:365
llvm::AMDGPU::MTBUFFormat::NFMT_UINT
@ NFMT_UINT
Definition: SIDefines.h:499
llvm::SIInstrFlags::IsAtomicRet
@ IsAtomicRet
Definition: SIDefines.h:129
llvm::AMDGPU::Hwreg::FP_ROUND_MASK
@ FP_ROUND_MASK
Definition: SIDefines.h:441
llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP64
@ OPERAND_REG_INLINE_AC_FP64
Definition: SIDefines.h:185
llvm::AMDGPU::SDWA::WORD_1
@ WORD_1
Definition: SIDefines.h:768
llvm::AMDGPU::VGPRIndexMode::OFF
@ OFF
Definition: SIDefines.h:249
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_FLOAT
@ UFMT_16_16_16_16_FLOAT
Definition: SIDefines.h:619
llvm::AMDGPU::DPP::WAVE_ROL1
@ WAVE_ROL1
Definition: SIDefines.h:817
llvm::AMDGPU::Hwreg::DEBUG_MASK
@ DEBUG_MASK
Definition: SIDefines.h:446
llvm::AMDGPU::Hwreg::ID_SHADER_CYCLES
@ ID_SHADER_CYCLES
Definition: SIDefines.h:406
llvm::SISrcMods::ABS
@ ABS
Definition: SIDefines.h:217
llvm::AMDGPU::DPP::ROW_ROR0
@ ROW_ROR0
Definition: SIDefines.h:811
llvm::AMDGPU::SDWA::SRC_SGPR_MASK
@ SRC_SGPR_MASK
Definition: SIDefines.h:779
llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_USCALED
@ UFMT_11_11_10_USCALED
Definition: SIDefines.h:582
llvm::SIInstrFlags::IntClamp
@ IntClamp
Definition: SIDefines.h:92
llvm::AMDGPU::OPERAND_SRC_LAST
@ OPERAND_SRC_LAST
Definition: SIDefines.h:201
llvm::AMDGPU::UfmtGFX11::UFMT_LAST
@ UFMT_LAST
Definition: SIDefines.h:715
llvm::AMDGPU::ImplicitArg::MULTIGRID_SYNC_ARG_OFFSET
@ MULTIGRID_SYNC_ARG_OFFSET
Definition: SIDefines.h:897
llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND_MAX_IDX
@ ET_DUAL_SRC_BLEND_MAX_IDX
Definition: SIDefines.h:875
llvm::AMDGPU::OPERAND_KIMM32
@ OPERAND_KIMM32
Operand with 32-bit immediate that uses the constant bus.
Definition: SIDefines.h:177
llvm::SIInstrFlags::P_ZERO
@ P_ZERO
Definition: SIDefines.h:141
llvm::AMDGPU::Exp::ET_MRT7
@ ET_MRT7
Definition: SIDefines.h:857
llvm::AMDGPU::MTBUFFormat::DFMT_10_11_11
@ DFMT_10_11_11
Definition: SIDefines.h:473
llvm::AMDGPU::OPERAND_REG_IMM_V2INT16
@ OPERAND_REG_IMM_V2INT16
Definition: SIDefines.h:160
llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_SSCALED
@ UFMT_2_10_10_10_SSCALED
Definition: SIDefines.h:684
SDWA
@ SDWA
Definition: SIInstrInfo.cpp:7825
llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_DEFAULT
@ DFMT_NFMT_DEFAULT
Definition: SIDefines.h:517
llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_SNORM
@ UFMT_10_10_10_2_SNORM
Definition: SIDefines.h:589
llvm::AMDGPU::SendMsg::Op
Op
Definition: SIDefines.h:345
llvm::AMDGPU::Exp::ET_POS4
@ ET_POS4
Definition: SIDefines.h:862
llvm::AMDGPU::MTBUFFormat::NFMT_SSCALED
@ NFMT_SSCALED
Definition: SIDefines.h:498
llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_USCALED
@ UFMT_10_11_11_USCALED
Definition: SIDefines.h:574
llvm::AMDGPU::SendMsg::ID_GET_DDID
@ ID_GET_DDID
Definition: SIDefines.h:331
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_SINT
@ UFMT_16_16_16_16_SINT
Definition: SIDefines.h:704
llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16
@ OPERAND_REG_INLINE_C_V2FP16
Definition: SIDefines.h:172
llvm::AMDGPU::Exp::ET_POS3
@ ET_POS3
Definition: SIDefines.h:861
llvm::AMDGPU::VGPRIndexMode::ID_SRC1
@ ID_SRC1
Definition: SIDefines.h:240
llvm::AMDGPU::CPol::SLC
@ SLC
Definition: SIDefines.h:302
llvm::AMDGPU::DPP::ROW_SHR_LAST
@ ROW_SHR_LAST
Definition: SIDefines.h:809
llvm::SIInstrFlags::SOPK_ZEXT
@ SOPK_ZEXT
Definition: SIDefines.h:80
llvm::AMDGPU::MTBUFFormat::NFMT_SINT
@ NFMT_SINT
Definition: SIDefines.h:500
llvm::AMDGPU::Swizzle::ID_SWAP
@ ID_SWAP
Definition: SIDefines.h:725
llvm::AMDGPU::SendMsg::OP_WIDTH_
@ OP_WIDTH_
Definition: SIDefines.h:350
llvm::AMDGPU::DPP::QUAD_PERM_ID
@ QUAD_PERM_ID
Definition: SIDefines.h:800
llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_FLOAT
@ UFMT_32_32_32_FLOAT
Definition: SIDefines.h:623
llvm::AMDGPU::DPP::DppFiMode
DppFiMode
Definition: SIDefines.h:844
llvm::AMDGPU::OPERAND_REG_INLINE_C_FIRST
@ OPERAND_REG_INLINE_C_FIRST
Definition: SIDefines.h:194
llvm::AMDGPU::UfmtGFX11::UFMT_16_USCALED
@ UFMT_16_USCALED
Definition: SIDefines.h:647
llvm::AMDGPU::DPP::ROW_SHARE_LAST
@ ROW_SHARE_LAST
Definition: SIDefines.h:836
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_UINT
@ UFMT_8_8_8_8_UINT
Definition: SIDefines.h:692
llvm::AMDGPU::DPP::ROW_SHARE0
@ ROW_SHARE0
Definition: SIDefines.h:834
llvm::AMDGPU::SendMsg::STREAM_ID_NONE_
@ STREAM_ID_NONE_
Definition: SIDefines.h:369
llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_UNORM
@ UFMT_10_10_10_2_UNORM
Definition: SIDefines.h:588
llvm::AMDGPU::Hwreg::ID_GPR_ALLOC
@ ID_GPR_ALLOC
Definition: SIDefines.h:387
llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_SINT
@ UFMT_11_11_10_SINT
Definition: SIDefines.h:585
llvm::AMDGPU::MTBUFFormat::NFMT_SHIFT
@ NFMT_SHIFT
Definition: SIDefines.h:511
llvm::SIInstrFlags::SCALAR_STORE
@ SCALAR_STORE
Definition: SIDefines.h:81
llvm::AMDGPUAsmVariants::SDWA
@ SDWA
Definition: SIDefines.h:265
llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP32
@ OPERAND_REG_INLINE_C_V2FP32
Definition: SIDefines.h:174
llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_FLOAT
@ UFMT_11_11_10_FLOAT
Definition: SIDefines.h:586
llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX
@ INLINE_FLOATING_C_MAX
Definition: SIDefines.h:287
llvm::AMDGPU::UfmtGFX10::UFMT_16_UNORM
@ UFMT_16_UNORM
Definition: SIDefines.h:545
llvm::AMDGPU::Swizzle::LANE_SHIFT
@ LANE_SHIFT
Definition: SIDefines.h:744
llvm::AMDGPU::SendMsg::OP_SYS_TTRACE_PC
@ OP_SYS_TTRACE_PC
Definition: SIDefines.h:363
llvm::AMDGPU::Hwreg::EXCP_EN_OVERFLOW_MASK
@ EXCP_EN_OVERFLOW_MASK
Definition: SIDefines.h:452
llvm::AMDGPU::Hwreg::Width
Width
Definition: SIDefines.h:436
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_SINT
@ UFMT_16_16_SINT
Definition: SIDefines.h:669
llvm::AMDGPU::MTBUFFormat::NFMT_UNORM
@ NFMT_UNORM
Definition: SIDefines.h:495
llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_
@ STREAM_ID_SHIFT_
Definition: SIDefines.h:373
llvm::AMDGPU::OPERAND_REG_IMM_FIRST
@ OPERAND_REG_IMM_FIRST
Definition: SIDefines.h:191
llvm::AMDGPU::Hwreg::ID_TMA_HI
@ ID_TMA_HI
Definition: SIDefines.h:394
llvm::AMDGPU::VGPRIndexMode::SRC2_ENABLE
@ SRC2_ENABLE
Definition: SIDefines.h:252
llvm::MCOI::OPERAND_FIRST_TARGET
@ OPERAND_FIRST_TARGET
Definition: MCInstrDesc.h:77
llvm::AMDGPU::Hwreg::WIDTH_M1_MASK_
@ WIDTH_M1_MASK_
Definition: SIDefines.h:429
llvm::SIInstrFlags::LGKM_CNT
@ LGKM_CNT
Definition: SIDefines.h:75
llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_SSCALED
@ UFMT_2_10_10_10_SSCALED
Definition: SIDefines.h:598
llvm::AMDGPU::Exp::ET_POS_MAX_IDX
@ ET_POS_MAX_IDX
Definition: SIDefines.h:874
llvm::AMDGPU::Hwreg::ID_XCC_ID
@ ID_XCC_ID
Definition: SIDefines.h:395
llvm::SIInstrFlags::N_ZERO
@ N_ZERO
Definition: SIDefines.h:140
llvm::AMDGPU::DPP::ROW_NEWBCAST_FIRST
@ ROW_NEWBCAST_FIRST
Definition: SIDefines.h:832
llvm::AMDGPU::SDWA::WORD_0
@ WORD_0
Definition: SIDefines.h:767
llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK
@ VOPC_DST_VCC_MASK
Definition: SIDefines.h:781
llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_SINT
@ UFMT_2_10_10_10_SINT
Definition: SIDefines.h:686
llvm::AMDGPU::DPP::DPP_UNUSED5_FIRST
@ DPP_UNUSED5_FIRST
Definition: SIDefines.h:818
llvm::AMDGPU::DPP::ROW_ROR_LAST
@ ROW_ROR_LAST
Definition: SIDefines.h:813
llvm::AMDGPU::Swizzle::ID_BITMASK_PERM
@ ID_BITMASK_PERM
Definition: SIDefines.h:724
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_UNORM
@ UFMT_16_16_UNORM
Definition: SIDefines.h:664
llvm::AMDGPU::Exp::ET_PRIM_MAX_IDX
@ ET_PRIM_MAX_IDX
Definition: SIDefines.h:872
llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_UINT
@ UFMT_2_10_10_10_UINT
Definition: SIDefines.h:685
llvm::AMDGPU::Hwreg::DX10_CLAMP_MASK
@ DX10_CLAMP_MASK
Definition: SIDefines.h:443
llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_MASK
@ DFMT_NFMT_MASK
Definition: SIDefines.h:521
llvm::AMDGPU::SendMsg::ID_GS_DONE_PreGFX11
@ ID_GS_DONE_PreGFX11
Definition: SIDefines.h:319
llvm::AMDGPU::UfmtGFX11::UFMT_10_10_10_2_UINT
@ UFMT_10_10_10_2_UINT
Definition: SIDefines.h:678
llvm::AMDGPU::Swizzle::Id
Id
Definition: SIDefines.h:722
llvm::SIInstrFlags::EXP_CNT
@ EXP_CNT
Definition: SIDefines.h:74
llvm::AMDGPUAsmVariants::DPP
@ DPP
Definition: SIDefines.h:267
llvm::SIInstrFlags::SOPP
@ SOPP
Definition: SIDefines.h:37
llvm::AMDGPU::Hwreg::ModeRegisterMasks
ModeRegisterMasks
Definition: SIDefines.h:440
llvm::SIInstrFlags::ClampHi
@ ClampHi
Definition: SIDefines.h:99
llvm::AMDGPU::UfmtGFX10::UFMT_8_USCALED
@ UFMT_8_USCALED
Definition: SIDefines.h:540
llvm::AMDGPU::UfmtGFX11::UFMT_16_FLOAT
@ UFMT_16_FLOAT
Definition: SIDefines.h:651
llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_UINT
@ UFMT_32_32_32_UINT
Definition: SIDefines.h:621
llvm::AMDGPU::MTBUFFormat::UFMT_MAX
@ UFMT_MAX
Definition: SIDefines.h:527
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_SSCALED
@ UFMT_16_16_SSCALED
Definition: SIDefines.h:667
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_UNORM
@ UFMT_16_16_16_16_UNORM
Definition: SIDefines.h:613
llvm::AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE
@ OFFSET_SRC_SHARED_BASE
Definition: SIDefines.h:421
llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_SNORM
@ UFMT_16_16_16_16_SNORM
Definition: SIDefines.h:700
llvm::AMDGPU::OPERAND_REG_IMM_INT32
@ OPERAND_REG_IMM_INT32
Operands with register or 32-bit immediate.
Definition: SIDefines.h:151
llvm::AMDGPU::DPP::ROW_NEWBCAST_LAST
@ ROW_NEWBCAST_LAST
Definition: SIDefines.h:833
llvm::SIInstrFlags::IsDOT
@ IsDOT
Definition: SIDefines.h:120
llvm::AMDGPU::Exp::ET_NULL_MAX_IDX
@ ET_NULL_MAX_IDX
Definition: SIDefines.h:870
llvm::AMDGPU::ImplicitArg::QUEUE_PTR_OFFSET
@ QUEUE_PTR_OFFSET
Definition: SIDefines.h:901
llvm::SIInstrFlags::N_SUBNORMAL
@ N_SUBNORMAL
Definition: SIDefines.h:139
llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16
@ OPERAND_REG_INLINE_C_FP16
Definition: SIDefines.h:168
llvm::AMDGPU::ImplicitArg::SHARED_BASE_OFFSET
@ SHARED_BASE_OFFSET
Definition: SIDefines.h:900
llvm::AMDGPU::Hwreg::ID_STATUS
@ ID_STATUS
Definition: SIDefines.h:384
llvm::SIInstrFlags::maybeAtomic
@ maybeAtomic
Definition: SIDefines.h:85
llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_USCALED
@ UFMT_8_8_8_8_USCALED
Definition: SIDefines.h:604
llvm::SIOutMods::MUL4
@ MUL4
Definition: SIDefines.h:230
llvm::AMDGPU::MTBUFFormat::NFMT_FLOAT
@ NFMT_FLOAT
Definition: SIDefines.h:503
llvm::AMDGPU::Hwreg::ID_FLAT_SCR_LO
@ ID_FLAT_SCR_LO
Definition: SIDefines.h:400
llvm::AMDGPU::SDWA::SRC_TTMP_MIN
@ SRC_TTMP_MIN
Definition: SIDefines.h:789
llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST
@ OPERAND_REG_INLINE_AC_FIRST
Definition: SIDefines.h:197
llvm::AMDGPU::Hwreg::ID_TRAPSTS
@ ID_TRAPSTS
Definition: SIDefines.h:385
llvm::AMDGPU::SendMsg::OP_NONE_
@ OP_NONE_
Definition: SIDefines.h:348
llvm::AMDGPU::CPol::SC1
@ SC1
Definition: SIDefines.h:306
llvm::AMDGPU::DPP::DPP_FI_1
@ DPP_FI_1
Definition: SIDefines.h:846
llvm::AMDGPU::UfmtGFX11::UFMT_8_8_SINT
@ UFMT_8_8_SINT
Definition: SIDefines.h:658
llvm::AMDGPU::OPERAND_REG_IMM_FP16
@ OPERAND_REG_IMM_FP16
Definition: SIDefines.h:156
llvm::AMDGPU::SendMsg::ID_RTN_GET_TMA
@ ID_RTN_GET_TMA
Definition: SIDefines.h:336
llvm::AMDGPU::Exp::ET_PARAM31
@ ET_PARAM31
Definition: SIDefines.h:868
llvm::AMDGPU::Hwreg::ID_SQ_PERF_SNAPSHOT_DATA1
@ ID_SQ_PERF_SNAPSHOT_DATA1
Definition: SIDefines.h:397
llvm::AMDGPU::Hwreg::EXCP_EN_FLOAT_DIV0_MASK
@ EXCP_EN_FLOAT_DIV0_MASK
Definition: SIDefines.h:451
llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16
@ OPERAND_REG_INLINE_AC_V2INT16
Definition: SIDefines.h:186
llvm::AMDGPU::SDWA::BYTE_3
@ BYTE_3
Definition: SIDefines.h:766
llvm::AMDGPU::UfmtGFX11::UFMT_32_UINT
@ UFMT_32_UINT
Definition: SIDefines.h:660
llvm::SISrcMods::DST_OP_SEL
@ DST_OP_SEL
Definition: SIDefines.h:222
llvm::AMDGPU::VGPRIndexMode::Id
Id
Definition: SIDefines.h:238
llvm::AMDGPU::UfmtGFX11::UFMT_8_SNORM
@ UFMT_8_SNORM
Definition: SIDefines.h:639
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_USCALED
@ UFMT_16_16_16_16_USCALED
Definition: SIDefines.h:615
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_SSCALED
@ UFMT_16_16_16_16_SSCALED
Definition: SIDefines.h:616
llvm::AMDGPU::SendMsg::ID_GS_PreGFX11
@ ID_GS_PreGFX11
Definition: SIDefines.h:318
llvm::SIInstrFlags::MUBUF
@ MUBUF
Definition: SIDefines.h:54
llvm::AMDGPU::EncValues::IS_VGPR
@ IS_VGPR
Definition: SIDefines.h:291
llvm::AMDGPU::VGPRIndexMode::ID_DST
@ ID_DST
Definition: SIDefines.h:242
llvm::AMDGPU::Hwreg::CSP_MASK
@ CSP_MASK
Definition: SIDefines.h:459
llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_SNORM
@ UFMT_2_10_10_10_SNORM
Definition: SIDefines.h:682
llvm::AMDGPU::DPP::QUAD_PERM_FIRST
@ QUAD_PERM_FIRST
Definition: SIDefines.h:799
llvm::AMDGPU::SendMsg::OP_MASK_
@ OP_MASK_
Definition: SIDefines.h:351
llvm::SIInstrFlags::P_NORMAL
@ P_NORMAL
Definition: SIDefines.h:143
llvm::AMDGPU::UfmtGFX11::UFMT_10_10_10_2_SNORM
@ UFMT_10_10_10_2_SNORM
Definition: SIDefines.h:677
llvm::AMDGPU::Exp::ET_MRT_MAX_IDX
@ ET_MRT_MAX_IDX
Definition: SIDefines.h:873
llvm::AMDGPU::SendMsg::ID_HALT_WAVES
@ ID_HALT_WAVES
Definition: SIDefines.h:326
llvm::AMDGPU::Swizzle::BITMASK_PERM_ENC
@ BITMASK_PERM_ENC
Definition: SIDefines.h:737
llvm::AMDGPU::MTBUFFormat::UnifiedFormatCommon
UnifiedFormatCommon
Definition: SIDefines.h:526
llvm::AMDGPU::OPERAND_REG_IMM_INT64
@ OPERAND_REG_IMM_INT64
Definition: SIDefines.h:152
llvm::AMDGPU::UfmtGFX11::UnifiedFormat
UnifiedFormat
Definition: SIDefines.h:635
llvm::AMDGPU::ImplicitArg::Offset_COV5
Offset_COV5
Definition: SIDefines.h:895
llvm::AMDGPU::DPP::WAVE_ROR1
@ WAVE_ROR1
Definition: SIDefines.h:823
llvm::AMDGPU::UfmtGFX10::UFMT_16_SINT
@ UFMT_16_SINT
Definition: SIDefines.h:550
llvm::AMDGPU::MTBUFFormat::NFMT_USCALED
@ NFMT_USCALED
Definition: SIDefines.h:497
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_SINT
@ UFMT_16_16_16_16_SINT
Definition: SIDefines.h:618
llvm::AMDGPU::MTBUFFormat::DFMT_16_16
@ DFMT_16_16
Definition: SIDefines.h:472
llvm::AMDGPU::DPP::DPP_UNUSED5_LAST
@ DPP_UNUSED5_LAST
Definition: SIDefines.h:819
llvm::AMDGPU::UfmtGFX10::UFMT_16_16_FLOAT
@ UFMT_16_16_FLOAT
Definition: SIDefines.h:570
llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_UNORM
@ UFMT_11_11_10_UNORM
Definition: SIDefines.h:580
llvm::SIInstrFlags::ClampLo
@ ClampLo
Definition: SIDefines.h:95
llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_UINT
@ UFMT_2_10_10_10_UINT
Definition: SIDefines.h:599
llvm::AMDGPU::DPP::WAVE_SHR1
@ WAVE_SHR1
Definition: SIDefines.h:820
llvm::AMDGPU::OPERAND_REG_INLINE_C_LAST
@ OPERAND_REG_INLINE_C_LAST
Definition: SIDefines.h:195
llvm::AMDGPU::UfmtGFX10::UFMT_LAST
@ UFMT_LAST
Definition: SIDefines.h:629
llvm::AMDGPU::Hwreg::ID_HW_ID2
@ ID_HW_ID2
Definition: SIDefines.h:404
llvm::AMDGPU::ImplicitArg::HEAP_PTR_OFFSET
@ HEAP_PTR_OFFSET
Definition: SIDefines.h:898
llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP32
@ OPERAND_REG_INLINE_AC_V2FP32
Definition: SIDefines.h:189
llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16
@ OPERAND_REG_INLINE_AC_V2FP16
Definition: SIDefines.h:187
llvm::AMDGPU::MTBUFFormat::DFMT_MAX
@ DFMT_MAX
Definition: SIDefines.h:485
llvm::AMDGPU::UfmtGFX11::UFMT_16_UNORM
@ UFMT_16_UNORM
Definition: SIDefines.h:645
llvm::SIInstrFlags::VINTERP
@ VINTERP
Definition: SIDefines.h:70
llvm::AMDGPU::DPP::ROW_SHARE_FIRST
@ ROW_SHARE_FIRST
Definition: SIDefines.h:835
llvm::AMDGPU::UfmtGFX10::UFMT_8_SNORM
@ UFMT_8_SNORM
Definition: SIDefines.h:539