LLVM  14.0.0git
MCSubtargetInfo.cpp
Go to the documentation of this file.
1 //===- MCSubtargetInfo.cpp - Subtarget Information ------------------------===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 
10 #include "llvm/ADT/ArrayRef.h"
11 #include "llvm/ADT/StringRef.h"
13 #include "llvm/MC/MCSchedule.h"
15 #include "llvm/Support/Format.h"
17 #include <algorithm>
18 #include <cassert>
19 #include <cstring>
20 
21 using namespace llvm;
22 
23 /// Find KV in array using binary search.
24 template <typename T>
25 static const T *Find(StringRef S, ArrayRef<T> A) {
26  // Binary search the array
27  auto F = llvm::lower_bound(A, S);
28  // If not found then return NULL
29  if (F == A.end() || StringRef(F->Key) != S) return nullptr;
30  // Return the found array item
31  return F;
32 }
33 
34 /// For each feature that is (transitively) implied by this feature, set it.
35 static
37  ArrayRef<SubtargetFeatureKV> FeatureTable) {
38  // OR the Implies bits in outside the loop. This allows the Implies for CPUs
39  // which might imply features not in FeatureTable to use this.
40  Bits |= Implies;
41  for (const SubtargetFeatureKV &FE : FeatureTable)
42  if (Implies.test(FE.Value))
43  SetImpliedBits(Bits, FE.Implies.getAsBitset(), FeatureTable);
44 }
45 
46 /// For each feature that (transitively) implies this feature, clear it.
47 static
49  ArrayRef<SubtargetFeatureKV> FeatureTable) {
50  for (const SubtargetFeatureKV &FE : FeatureTable) {
51  if (FE.Implies.getAsBitset().test(Value)) {
52  Bits.reset(FE.Value);
53  ClearImpliedBits(Bits, FE.Value, FeatureTable);
54  }
55  }
56 }
57 
59  ArrayRef<SubtargetFeatureKV> FeatureTable) {
61  "Feature flags should start with '+' or '-'");
62 
63  // Find feature in table.
64  const SubtargetFeatureKV *FeatureEntry =
65  Find(SubtargetFeatures::StripFlag(Feature), FeatureTable);
66  // If there is a match
67  if (FeatureEntry) {
68  // Enable/disable feature in bits
69  if (SubtargetFeatures::isEnabled(Feature)) {
70  Bits.set(FeatureEntry->Value);
71 
72  // For each feature that this implies, set it.
73  SetImpliedBits(Bits, FeatureEntry->Implies.getAsBitset(), FeatureTable);
74  } else {
75  Bits.reset(FeatureEntry->Value);
76 
77  // For each feature that implies this, clear it.
78  ClearImpliedBits(Bits, FeatureEntry->Value, FeatureTable);
79  }
80  } else {
81  errs() << "'" << Feature << "' is not a recognized feature for this target"
82  << " (ignoring feature)\n";
83  }
84 }
85 
86 /// Return the length of the longest entry in the table.
87 template <typename T>
88 static size_t getLongestEntryLength(ArrayRef<T> Table) {
89  size_t MaxLen = 0;
90  for (auto &I : Table)
91  MaxLen = std::max(MaxLen, std::strlen(I.Key));
92  return MaxLen;
93 }
94 
95 /// Display help for feature and mcpu choices.
96 static void Help(ArrayRef<SubtargetSubTypeKV> CPUTable,
97  ArrayRef<SubtargetFeatureKV> FeatTable) {
98  // the static variable ensures that the help information only gets
99  // printed once even though a target machine creates multiple subtargets
100  static bool PrintOnce = false;
101  if (PrintOnce) {
102  return;
103  }
104 
105  // Determine the length of the longest CPU and Feature entries.
106  unsigned MaxCPULen = getLongestEntryLength(CPUTable);
107  unsigned MaxFeatLen = getLongestEntryLength(FeatTable);
108 
109  // Print the CPU table.
110  errs() << "Available CPUs for this target:\n\n";
111  for (auto &CPU : CPUTable)
112  errs() << format(" %-*s - Select the %s processor.\n", MaxCPULen, CPU.Key,
113  CPU.Key);
114  errs() << '\n';
115 
116  // Print the Feature table.
117  errs() << "Available features for this target:\n\n";
118  for (auto &Feature : FeatTable)
119  errs() << format(" %-*s - %s.\n", MaxFeatLen, Feature.Key, Feature.Desc);
120  errs() << '\n';
121 
122  errs() << "Use +feature to enable a feature, or -feature to disable it.\n"
123  "For example, llc -mcpu=mycpu -mattr=+feature1,-feature2\n";
124 
125  PrintOnce = true;
126 }
127 
128 /// Display help for mcpu choices only
129 static void cpuHelp(ArrayRef<SubtargetSubTypeKV> CPUTable) {
130  // the static variable ensures that the help information only gets
131  // printed once even though a target machine creates multiple subtargets
132  static bool PrintOnce = false;
133  if (PrintOnce) {
134  return;
135  }
136 
137  // Print the CPU table.
138  errs() << "Available CPUs for this target:\n\n";
139  for (auto &CPU : CPUTable)
140  errs() << "\t" << CPU.Key << "\n";
141  errs() << '\n';
142 
143  errs() << "Use -mcpu or -mtune to specify the target's processor.\n"
144  "For example, clang --target=aarch64-unknown-linux-gui "
145  "-mcpu=cortex-a35\n";
146 
147  PrintOnce = true;
148 }
149 
152  ArrayRef<SubtargetFeatureKV> ProcFeatures) {
153  SubtargetFeatures Features(FS);
154 
155  if (ProcDesc.empty() || ProcFeatures.empty())
156  return FeatureBitset();
157 
158  assert(llvm::is_sorted(ProcDesc) && "CPU table is not sorted");
159  assert(llvm::is_sorted(ProcFeatures) && "CPU features table is not sorted");
160  // Resulting bits
162 
163  // Check if help is needed
164  if (CPU == "help")
165  Help(ProcDesc, ProcFeatures);
166 
167  // Find CPU entry if CPU name is specified.
168  else if (!CPU.empty()) {
169  const SubtargetSubTypeKV *CPUEntry = Find(CPU, ProcDesc);
170 
171  // If there is a match
172  if (CPUEntry) {
173  // Set the features implied by this CPU feature, if any.
174  SetImpliedBits(Bits, CPUEntry->Implies.getAsBitset(), ProcFeatures);
175  } else {
176  errs() << "'" << CPU << "' is not a recognized processor for this target"
177  << " (ignoring processor)\n";
178  }
179  }
180 
181  if (!TuneCPU.empty()) {
182  const SubtargetSubTypeKV *CPUEntry = Find(TuneCPU, ProcDesc);
183 
184  // If there is a match
185  if (CPUEntry) {
186  // Set the features implied by this CPU feature, if any.
187  SetImpliedBits(Bits, CPUEntry->TuneImplies.getAsBitset(), ProcFeatures);
188  } else if (TuneCPU != CPU) {
189  errs() << "'" << TuneCPU << "' is not a recognized processor for this "
190  << "target (ignoring processor)\n";
191  }
192  }
193 
194  // Iterate through each feature
195  for (const std::string &Feature : Features.getFeatures()) {
196  // Check for help
197  if (Feature == "+help")
198  Help(ProcDesc, ProcFeatures);
199  else if (Feature == "+cpuhelp")
200  cpuHelp(ProcDesc);
201  else
202  ApplyFeatureFlag(Bits, Feature, ProcFeatures);
203  }
204 
205  return Bits;
206 }
207 
209  StringRef FS) {
210  FeatureBits = getFeatures(CPU, TuneCPU, FS, ProcDesc, ProcFeatures);
211  FeatureString = std::string(FS);
212 
213  if (!TuneCPU.empty())
214  CPUSchedModel = &getSchedModelForCPU(TuneCPU);
215  else
216  CPUSchedModel = &MCSchedModel::GetDefaultSchedModel();
217 }
218 
220  StringRef FS) {
221  FeatureBits = getFeatures(CPU, TuneCPU, FS, ProcDesc, ProcFeatures);
222  FeatureString = std::string(FS);
223 }
224 
228  const MCWriteProcResEntry *WPR,
229  const MCWriteLatencyEntry *WL,
230  const MCReadAdvanceEntry *RA,
231  const InstrStage *IS, const unsigned *OC,
232  const unsigned *FP)
233  : TargetTriple(TT), CPU(std::string(C)), TuneCPU(std::string(TC)),
234  ProcFeatures(PF), ProcDesc(PD), WriteProcResTable(WPR),
235  WriteLatencyTable(WL), ReadAdvanceTable(RA), Stages(IS),
236  OperandCycles(OC), ForwardingPaths(FP) {
237  InitMCProcessorInfo(CPU, TuneCPU, FS);
238 }
239 
241  FeatureBits.flip(FB);
242  return FeatureBits;
243 }
244 
246  FeatureBits ^= FB;
247  return FeatureBits;
248 }
249 
251  const FeatureBitset &FB) {
252  SetImpliedBits(FeatureBits, FB, ProcFeatures);
253  return FeatureBits;
254 }
255 
257  const FeatureBitset &FB) {
258  for (unsigned I = 0, E = FB.size(); I < E; I++) {
259  if (FB[I]) {
260  FeatureBits.reset(I);
261  ClearImpliedBits(FeatureBits, I, ProcFeatures);
262  }
263  }
264  return FeatureBits;
265 }
266 
268  // Find feature in table.
269  const SubtargetFeatureKV *FeatureEntry =
270  Find(SubtargetFeatures::StripFlag(Feature), ProcFeatures);
271  // If there is a match
272  if (FeatureEntry) {
273  if (FeatureBits.test(FeatureEntry->Value)) {
274  FeatureBits.reset(FeatureEntry->Value);
275  // For each feature that implies this, clear it.
276  ClearImpliedBits(FeatureBits, FeatureEntry->Value, ProcFeatures);
277  } else {
278  FeatureBits.set(FeatureEntry->Value);
279 
280  // For each feature that this implies, set it.
281  SetImpliedBits(FeatureBits, FeatureEntry->Implies.getAsBitset(),
282  ProcFeatures);
283  }
284  } else {
285  errs() << "'" << Feature << "' is not a recognized feature for this target"
286  << " (ignoring feature)\n";
287  }
288 
289  return FeatureBits;
290 }
291 
293  ::ApplyFeatureFlag(FeatureBits, FS, ProcFeatures);
294  return FeatureBits;
295 }
296 
299  FeatureBitset Set, All;
300  for (std::string F : T.getFeatures()) {
301  ::ApplyFeatureFlag(Set, F, ProcFeatures);
302  if (F[0] == '-')
303  F[0] = '+';
304  ::ApplyFeatureFlag(All, F, ProcFeatures);
305  }
306  return (FeatureBits & All) == Set;
307 }
308 
310  assert(llvm::is_sorted(ProcDesc) &&
311  "Processor machine model table is not sorted");
312 
313  // Find entry
314  const SubtargetSubTypeKV *CPUEntry = Find(CPU, ProcDesc);
315 
316  if (!CPUEntry) {
317  if (CPU != "help") // Don't error if the user asked for help.
318  errs() << "'" << CPU
319  << "' is not a recognized processor for this target"
320  << " (ignoring processor)\n";
322  }
323  assert(CPUEntry->SchedModel && "Missing processor SchedModel value");
324  return *CPUEntry->SchedModel;
325 }
326 
329  const MCSchedModel &SchedModel = getSchedModelForCPU(CPU);
330  return InstrItineraryData(SchedModel, Stages, OperandCycles, ForwardingPaths);
331 }
332 
334  InstrItins = InstrItineraryData(getSchedModel(), Stages, OperandCycles,
335  ForwardingPaths);
336 }
337 
339  return Optional<unsigned>();
340 }
341 
344  return Optional<unsigned>();
345 }
346 
348  return Optional<unsigned>();
349 }
350 
352  return 0;
353 }
354 
356  return UINT_MAX;
357 }
358 
360  return false;
361 }
362 
363 unsigned MCSubtargetInfo::getMinPrefetchStride(unsigned NumMemAccesses,
364  unsigned NumStridedMemAccesses,
365  unsigned NumPrefetches,
366  bool HasCall) const {
367  return 1;
368 }
llvm::MCSubtargetInfo::enableWritePrefetching
virtual bool enableWritePrefetching() const
Definition: MCSubtargetInfo.cpp:359
CmpMode::FP
@ FP
llvm::MCSubtargetInfo::getCacheSize
virtual Optional< unsigned > getCacheSize(unsigned Level) const
Return the cache size in bytes for the given level of cache.
Definition: MCSubtargetInfo.cpp:338
llvm::FeatureBitArray::getAsBitset
const FeatureBitset & getAsBitset() const
Definition: SubtargetFeature.h:170
llvm
This file implements support for optimizing divisions by a constant.
Definition: AllocatorList.h:23
llvm::StringRef::empty
LLVM_NODISCARD bool empty() const
empty - Check if the string is empty.
Definition: StringRef.h:153
llvm::MCSubtargetInfo::getCacheLineSize
virtual unsigned getCacheLineSize() const
Return the target cache line size in bytes.
Definition: MCSubtargetInfo.h:256
llvm::SubtargetFeatureKV::Value
unsigned Value
K-V integer value.
Definition: MCSubtargetInfo.h:37
llvm::MCSubtargetInfo::MCSubtargetInfo
MCSubtargetInfo()=delete
ApplyFeatureFlag
static void ApplyFeatureFlag(FeatureBitset &Bits, StringRef Feature, ArrayRef< SubtargetFeatureKV > FeatureTable)
Definition: MCSubtargetInfo.cpp:58
llvm::MCSubtargetInfo::getSchedModel
const MCSchedModel & getSchedModel() const
Get the machine model for this subtarget's CPU.
Definition: MCSubtargetInfo.h:162
T
llvm::lower_bound
auto lower_bound(R &&Range, T &&Value)
Provide wrappers to std::lower_bound which take ranges instead of having to pass begin/end explicitly...
Definition: STLExtras.h:1661
StringRef.h
llvm::Triple
Triple - Helper class for working with autoconf configuration names.
Definition: Triple.h:45
llvm::X86II::PD
@ PD
Definition: X86BaseInfo.h:782
llvm::tgtok::Bits
@ Bits
Definition: TGLexer.h:50
llvm::Optional< unsigned >
Help
static void Help(ArrayRef< SubtargetSubTypeKV > CPUTable, ArrayRef< SubtargetFeatureKV > FeatTable)
Display help for feature and mcpu choices.
Definition: MCSubtargetInfo.cpp:96
llvm::MCSubtargetInfo::getInstrItineraryForCPU
InstrItineraryData getInstrItineraryForCPU(StringRef CPU) const
Get scheduling itinerary of a CPU.
Definition: MCSubtargetInfo.cpp:328
llvm::FeatureBitset
Container class for subtarget features.
Definition: SubtargetFeature.h:40
llvm::errs
raw_fd_ostream & errs()
This returns a reference to a raw_ostream for standard error.
Definition: raw_ostream.cpp:893
llvm::MCWriteProcResEntry
Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...
Definition: MCSchedule.h:63
getLongestEntryLength
static size_t getLongestEntryLength(ArrayRef< T > Table)
Return the length of the longest entry in the table.
Definition: MCSubtargetInfo.cpp:88
llvm::SubtargetFeatures::StripFlag
static StringRef StripFlag(StringRef Feature)
Return string stripped of flag.
Definition: SubtargetFeature.h:217
Format.h
llvm::ArrayRef::empty
bool empty() const
empty - Check if the array is empty.
Definition: ArrayRef.h:160
F
#define F(x, y, z)
Definition: MD5.cpp:56
llvm::FeatureBitset::set
FeatureBitset & set()
Definition: SubtargetFeature.h:59
llvm::SubtargetSubTypeKV::SchedModel
const MCSchedModel * SchedModel
Definition: MCSubtargetInfo.h:58
llvm::MCSubtargetInfo::getMaxPrefetchIterationsAhead
virtual unsigned getMaxPrefetchIterationsAhead() const
Return the maximum prefetch distance in terms of loop iterations.
Definition: MCSubtargetInfo.cpp:355
MCInstrItineraries.h
llvm::MCSubtargetInfo::getPrefetchDistance
virtual unsigned getPrefetchDistance() const
Return the preferred prefetch distance in terms of instructions.
Definition: MCSubtargetInfo.cpp:351
SetImpliedBits
static void SetImpliedBits(FeatureBitset &Bits, const FeatureBitset &Implies, ArrayRef< SubtargetFeatureKV > FeatureTable)
For each feature that is (transitively) implied by this feature, set it.
Definition: MCSubtargetInfo.cpp:36
SubtargetFeature.h
llvm::SubtargetFeatures::isEnabled
static bool isEnabled(StringRef Feature)
Return true if enable flag; '+'.
Definition: SubtargetFeature.h:222
E
static GCRegistry::Add< CoreCLRGC > E("coreclr", "CoreCLR-compatible GC")
C
(vector float) vec_cmpeq(*A, *B) C
Definition: README_ALTIVEC.txt:86
llvm::SubtargetFeatures::getFeatures
const std::vector< std::string > & getFeatures() const
Returns the vector of individual subtarget features.
Definition: SubtargetFeature.h:196
llvm::SubtargetFeatures
Manages the enabling and disabling of subtarget specific features.
Definition: SubtargetFeature.h:183
MCSubtargetInfo.h
llvm::X86AS::FS
@ FS
Definition: X86.h:188
llvm::MCSubtargetInfo::getSchedModelForCPU
const MCSchedModel & getSchedModelForCPU(StringRef CPU) const
Get the machine model of a CPU.
Definition: MCSubtargetInfo.cpp:309
llvm::SubtargetFeatureKV
Used to provide key value pairs for feature and CPU bit flags.
Definition: MCSubtargetInfo.h:34
llvm::MCSubtargetInfo::ApplyFeatureFlag
FeatureBitset ApplyFeatureFlag(StringRef FS)
Apply a feature flag and return the re-computed feature bits, including all feature bits implied by t...
Definition: MCSubtargetInfo.cpp:292
llvm::MCSubtargetInfo::ToggleFeature
FeatureBitset ToggleFeature(uint64_t FB)
Toggle a feature and return the re-computed feature bits.
Definition: MCSubtargetInfo.cpp:240
llvm::FeatureBitset::flip
constexpr FeatureBitset & flip(unsigned I)
Definition: SubtargetFeature.h:78
MCSchedule.h
uint64_t
llvm::MCWriteLatencyEntry
Specify the latency in cpu cycles for a particular scheduling class and def index.
Definition: MCSchedule.h:77
I
#define I(x, y, z)
Definition: MD5.cpp:59
ArrayRef.h
assert
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
llvm::MCSubtargetInfo::InitMCProcessorInfo
void InitMCProcessorInfo(StringRef CPU, StringRef TuneCPU, StringRef FS)
Initialize the scheduling model and feature bits.
Definition: MCSubtargetInfo.cpp:208
llvm::SystemZISD::OC
@ OC
Definition: SystemZISelLowering.h:122
llvm::MCSubtargetInfo::ClearFeatureBitsTransitively
FeatureBitset ClearFeatureBitsTransitively(const FeatureBitset &FB)
Definition: MCSubtargetInfo.cpp:256
llvm::FeatureBitset::size
constexpr size_t size() const
Definition: SubtargetFeature.h:92
RA
SI optimize exec mask operations pre RA
Definition: SIOptimizeExecMaskingPreRA.cpp:71
llvm::SubtargetSubTypeKV
Used to provide key value pairs for feature and CPU bit flags.
Definition: MCSubtargetInfo.h:54
llvm::SubtargetFeatureKV::Implies
FeatureBitArray Implies
K-V bit mask.
Definition: MCSubtargetInfo.h:38
llvm::MCSubtargetInfo::getMinPrefetchStride
virtual unsigned getMinPrefetchStride(unsigned NumMemAccesses, unsigned NumStridedMemAccesses, unsigned NumPrefetches, bool HasCall) const
Return the minimum stride necessary to trigger software prefetching.
Definition: MCSubtargetInfo.cpp:363
Find
static const T * Find(StringRef S, ArrayRef< T > A)
Find KV in array using binary search.
Definition: MCSubtargetInfo.cpp:25
llvm::MCSubtargetInfo::initInstrItins
void initInstrItins(InstrItineraryData &InstrItins) const
Initialize an InstrItineraryData instance.
Definition: MCSubtargetInfo.cpp:333
llvm::ArrayRef
ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...
Definition: APInt.h:32
llvm::StringRef
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:58
S
add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S
Definition: README.txt:210
llvm::PICLevel::Level
Level
Definition: CodeGen.h:33
llvm::format
format_object< Ts... > format(const char *Fmt, const Ts &... Vals)
These are helper functions used to produce formatted output.
Definition: Format.h:124
llvm::FeatureBitset::reset
constexpr FeatureBitset & reset(unsigned I)
Definition: SubtargetFeature.h:71
llvm::MCSubtargetInfo::SetFeatureBitsTransitively
FeatureBitset SetFeatureBitsTransitively(const FeatureBitset &FB)
Set/clear additional feature bits, including all other bits they imply.
Definition: MCSubtargetInfo.cpp:250
llvm::InstrStage
These values represent a non-pipelined step in the execution of an instruction.
Definition: MCInstrItineraries.h:58
llvm::MCSchedModel::GetDefaultSchedModel
static const MCSchedModel & GetDefaultSchedModel()
Returns the default initialized model.
Definition: MCSchedule.h:379
std
Definition: BitVector.h:838
cpuHelp
static void cpuHelp(ArrayRef< SubtargetSubTypeKV > CPUTable)
Display help for mcpu choices only.
Definition: MCSubtargetInfo.cpp:129
llvm::MCReadAdvanceEntry
Specify the number of cycles allowed after instruction issue before a particular use operand reads it...
Definition: MCSchedule.h:94
ClearImpliedBits
static void ClearImpliedBits(FeatureBitset &Bits, unsigned Value, ArrayRef< SubtargetFeatureKV > FeatureTable)
For each feature that (transitively) implies this feature, clear it.
Definition: MCSubtargetInfo.cpp:48
llvm::is_sorted
bool is_sorted(R &&Range, Compare C)
Wrapper function around std::is_sorted to check if elements in a range R are sorted with respect to a...
Definition: STLExtras.h:1622
llvm::MCSchedModel
Machine model for scheduling, bundling, and heuristics.
Definition: MCSchedule.h:244
llvm::SubtargetFeatures::hasFlag
static bool hasFlag(StringRef Feature)
Determine if a feature has a flag; '+' or '-'.
Definition: SubtargetFeature.h:208
llvm::MCSubtargetInfo::checkFeatures
bool checkFeatures(StringRef FS) const
Check whether the subtarget features are enabled/disabled as per the provided string,...
Definition: MCSubtargetInfo.cpp:297
getFeatures
static FeatureBitset getFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS, ArrayRef< SubtargetSubTypeKV > ProcDesc, ArrayRef< SubtargetFeatureKV > ProcFeatures)
Definition: MCSubtargetInfo.cpp:150
llvm::SubtargetSubTypeKV::Implies
FeatureBitArray Implies
K-V bit mask.
Definition: MCSubtargetInfo.h:56
llvm::FeatureBitset::test
constexpr bool test(unsigned I) const
Definition: SubtargetFeature.h:90
llvm::SubtargetSubTypeKV::TuneImplies
FeatureBitArray TuneImplies
K-V bit mask.
Definition: MCSubtargetInfo.h:57
llvm::max
Align max(MaybeAlign Lhs, Align Rhs)
Definition: Alignment.h:340
llvm::MCSubtargetInfo::setDefaultFeatures
void setDefaultFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS)
Set the features to the default for the given CPU and TuneCPU, with ano appended feature string.
Definition: MCSubtargetInfo.cpp:219
llvm::MCSubtargetInfo::getCacheAssociativity
virtual Optional< unsigned > getCacheAssociativity(unsigned Level) const
Return the cache associatvity for the given level of cache.
Definition: MCSubtargetInfo.cpp:343
raw_ostream.h
llvm::Value
LLVM Value Representation.
Definition: Value.h:74
llvm::InstrItineraryData
Itinerary data supplied by a subtarget to be used by a target.
Definition: MCInstrItineraries.h:109
SpecialSubKind::string
@ string