SPIRVUtils.cpp File Reference

#include "SPIRVUtils.h"
#include "MCTargetDesc/SPIRVBaseInfo.h"
#include "SPIRV.h"
#include "SPIRVInstrInfo.h"
#include "SPIRVSubtarget.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/CodeGen/GlobalISel/GenericMachineInstrs.h"
#include "llvm/CodeGen/GlobalISel/MachineIRBuilder.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/Demangle/Demangle.h"
#include "llvm/IR/IntrinsicsSPIRV.h"

Go to the source code of this file.

Namespaces
namespace	llvm
	This is an optimization pass for GlobalISel generic memory operations.

Functions
static uint32_t	llvm::convertCharsToWord (const StringRef &Str, unsigned i)
static size_t	llvm::getPaddedLen (const StringRef &Str)
void	llvm::addStringImm (const StringRef &Str, MCInst &Inst)
void	llvm::addStringImm (const StringRef &Str, MachineInstrBuilder &MIB)
void	llvm::addStringImm (const StringRef &Str, IRBuilder<> &B, std::vector< Value * > &Args)
std::string	llvm::getStringImm (const MachineInstr &MI, unsigned StartIndex)
void	llvm::addNumImm (const APInt &Imm, MachineInstrBuilder &MIB)
void	llvm::buildOpName (Register Target, const StringRef &Name, MachineIRBuilder &MIRBuilder)
static void	llvm::finishBuildOpDecorate (MachineInstrBuilder &MIB, const std::vector< uint32_t > &DecArgs, StringRef StrImm)
void	llvm::buildOpDecorate (Register Reg, MachineIRBuilder &MIRBuilder, SPIRV::Decoration::Decoration Dec, const std::vector< uint32_t > &DecArgs, StringRef StrImm)
void	llvm::buildOpDecorate (Register Reg, MachineInstr &I, const SPIRVInstrInfo &TII, SPIRV::Decoration::Decoration Dec, const std::vector< uint32_t > &DecArgs, StringRef StrImm)
unsigned	llvm::storageClassToAddressSpace (SPIRV::StorageClass::StorageClass SC)
SPIRV::StorageClass::StorageClass	llvm::addressSpaceToStorageClass (unsigned AddrSpace, const SPIRVSubtarget &STI)
SPIRV::MemorySemantics::MemorySemantics	llvm::getMemSemanticsForStorageClass (SPIRV::StorageClass::StorageClass SC)
SPIRV::MemorySemantics::MemorySemantics	llvm::getMemSemantics (AtomicOrdering Ord)
MachineInstr *	llvm::getDefInstrMaybeConstant (Register &ConstReg, const MachineRegisterInfo *MRI)
uint64_t	llvm::getIConstVal (Register ConstReg, const MachineRegisterInfo *MRI)
bool	llvm::isSpvIntrinsic (const MachineInstr &MI, Intrinsic::ID IntrinsicID)
Type *	llvm::getMDOperandAsType (const MDNode *N, unsigned I)
static bool	llvm::isPipeOrAddressSpaceCastBI (const StringRef MangledName)
static bool	llvm::isEnqueueKernelBI (const StringRef MangledName)
static bool	llvm::isKernelQueryBI (const StringRef MangledName)
static bool	llvm::isNonMangledOCLBuiltin (StringRef Name)
std::string	llvm::getOclOrSpirvBuiltinDemangledName (StringRef Name)
bool	llvm::hasBuiltinTypePrefix (StringRef Name)
bool	llvm::isSpecialOpaqueType (const Type *Ty)
bool	llvm::isEntryPoint (const Function &F)
Type *	llvm::parseBasicTypeName (StringRef &TypeName, LLVMContext &Ctx)