LLVM 18.0.0git
|
#include "MCTargetDesc/RISCVBaseInfo.h"
#include "RISCV.h"
#include "RISCVSubtarget.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
Go to the source code of this file.
Macros | |
#define | DEBUG_TYPE "riscv-insert-read-write-csr" |
#define | RISCV_INSERT_READ_WRITE_CSR_NAME "RISC-V Insert Read/Write CSR Pass" |
Functions | |
INITIALIZE_PASS (RISCVInsertReadWriteCSR, DEBUG_TYPE, RISCV_INSERT_READ_WRITE_CSR_NAME, false, false) bool RISCVInsertReadWriteCSR | |
#define DEBUG_TYPE "riscv-insert-read-write-csr" |
Definition at line 23 of file RISCVInsertReadWriteCSR.cpp.
#define RISCV_INSERT_READ_WRITE_CSR_NAME "RISC-V Insert Read/Write CSR Pass" |
Definition at line 24 of file RISCVInsertReadWriteCSR.cpp.
INITIALIZE_PASS | ( | RISCVInsertReadWriteCSR | , |
DEBUG_TYPE | , | ||
RISCV_INSERT_READ_WRITE_CSR_NAME | , | ||
false | , | ||
false | |||
) |
Definition at line 57 of file RISCVInsertReadWriteCSR.cpp.
References llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), llvm::BuildMI(), llvm::MachineOperand::CreateReg(), llvm::RISCVFPRndMode::DYN, llvm::RISCVII::getFRMOpNum(), llvm::MachineBasicBlock::getParent(), llvm::MachineFunction::getRegInfo(), llvm::MachineBasicBlock::insertAfter(), MBB, MI, MRI, and TII.