LLVM  13.0.0git
SystemZSelectionDAGInfo.cpp
Go to the documentation of this file.
1 //===-- SystemZSelectionDAGInfo.cpp - SystemZ SelectionDAG Info -----------===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 //
9 // This file implements the SystemZSelectionDAGInfo class.
10 //
11 //===----------------------------------------------------------------------===//
12 
13 #include "SystemZTargetMachine.h"
15 
16 using namespace llvm;
17 
18 #define DEBUG_TYPE "systemz-selectiondag-info"
19 
20 // Decide whether it is best to use a loop or straight-line code for
21 // a block operation of Size bytes with source address Src and destination
22 // address Dest. Sequence is the opcode to use for straight-line code
23 // (such as MVC) and Loop is the opcode to use for loops (such as MVC_LOOP).
24 // Return the chain for the completed operation.
25 static SDValue emitMemMem(SelectionDAG &DAG, const SDLoc &DL, unsigned Sequence,
26  unsigned Loop, SDValue Chain, SDValue Dst,
27  SDValue Src, uint64_t Size) {
28  EVT PtrVT = Src.getValueType();
29  // The heuristic we use is to prefer loops for anything that would
30  // require 7 or more MVCs. With these kinds of sizes there isn't
31  // much to choose between straight-line code and looping code,
32  // since the time will be dominated by the MVCs themselves.
33  // However, the loop has 4 or 5 instructions (depending on whether
34  // the base addresses can be proved equal), so there doesn't seem
35  // much point using a loop for 5 * 256 bytes or fewer. Anything in
36  // the range (5 * 256, 6 * 256) will need another instruction after
37  // the loop, so it doesn't seem worth using a loop then either.
38  // The next value up, 6 * 256, can be implemented in the same
39  // number of straight-line MVCs as 6 * 256 - 1.
40  if (Size > 6 * 256)
41  return DAG.getNode(Loop, DL, MVT::Other, Chain, Dst, Src,
42  DAG.getConstant(Size, DL, PtrVT),
43  DAG.getConstant(Size / 256, DL, PtrVT));
44  return DAG.getNode(Sequence, DL, MVT::Other, Chain, Dst, Src,
45  DAG.getConstant(Size, DL, PtrVT));
46 }
47 
49  SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Dst, SDValue Src,
50  SDValue Size, Align Alignment, bool IsVolatile, bool AlwaysInline,
51  MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo) const {
52  if (IsVolatile)
53  return SDValue();
54 
55  if (auto *CSize = dyn_cast<ConstantSDNode>(Size))
57  Chain, Dst, Src, CSize->getZExtValue());
58  return SDValue();
59 }
60 
61 // Handle a memset of 1, 2, 4 or 8 bytes with the operands given by
62 // Chain, Dst, ByteVal and Size. These cases are expected to use
63 // MVI, MVHHI, MVHI and MVGHI respectively.
64 static SDValue memsetStore(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain,
65  SDValue Dst, uint64_t ByteVal, uint64_t Size,
66  unsigned Align, MachinePointerInfo DstPtrInfo) {
67  uint64_t StoreVal = ByteVal;
68  for (unsigned I = 1; I < Size; ++I)
69  StoreVal |= ByteVal << (I * 8);
70  return DAG.getStore(
71  Chain, DL, DAG.getConstant(StoreVal, DL, MVT::getIntegerVT(Size * 8)),
72  Dst, DstPtrInfo, Align);
73 }
74 
76  SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Dst,
77  SDValue Byte, SDValue Size, Align Alignment, bool IsVolatile,
78  MachinePointerInfo DstPtrInfo) const {
79  EVT PtrVT = Dst.getValueType();
80 
81  if (IsVolatile)
82  return SDValue();
83 
84  if (auto *CSize = dyn_cast<ConstantSDNode>(Size)) {
85  uint64_t Bytes = CSize->getZExtValue();
86  if (Bytes == 0)
87  return SDValue();
88  if (auto *CByte = dyn_cast<ConstantSDNode>(Byte)) {
89  // Handle cases that can be done using at most two of
90  // MVI, MVHI, MVHHI and MVGHI. The latter two can only be
91  // used if ByteVal is all zeros or all ones; in other casees,
92  // we can move at most 2 halfwords.
93  uint64_t ByteVal = CByte->getZExtValue();
94  if (ByteVal == 0 || ByteVal == 255 ?
95  Bytes <= 16 && countPopulation(Bytes) <= 2 :
96  Bytes <= 4) {
97  unsigned Size1 = Bytes == 16 ? 8 : 1 << findLastSet(Bytes);
98  unsigned Size2 = Bytes - Size1;
99  SDValue Chain1 = memsetStore(DAG, DL, Chain, Dst, ByteVal, Size1,
100  Alignment.value(), DstPtrInfo);
101  if (Size2 == 0)
102  return Chain1;
103  Dst = DAG.getNode(ISD::ADD, DL, PtrVT, Dst,
104  DAG.getConstant(Size1, DL, PtrVT));
105  DstPtrInfo = DstPtrInfo.getWithOffset(Size1);
106  SDValue Chain2 = memsetStore(
107  DAG, DL, Chain, Dst, ByteVal, Size2,
108  std::min((unsigned)Alignment.value(), Size1), DstPtrInfo);
109  return DAG.getNode(ISD::TokenFactor, DL, MVT::Other, Chain1, Chain2);
110  }
111  } else {
112  // Handle one and two bytes using STC.
113  if (Bytes <= 2) {
114  SDValue Chain1 =
115  DAG.getStore(Chain, DL, Byte, Dst, DstPtrInfo, Alignment);
116  if (Bytes == 1)
117  return Chain1;
118  SDValue Dst2 = DAG.getNode(ISD::ADD, DL, PtrVT, Dst,
119  DAG.getConstant(1, DL, PtrVT));
120  SDValue Chain2 = DAG.getStore(Chain, DL, Byte, Dst2,
121  DstPtrInfo.getWithOffset(1), Align(1));
122  return DAG.getNode(ISD::TokenFactor, DL, MVT::Other, Chain1, Chain2);
123  }
124  }
125  assert(Bytes >= 2 && "Should have dealt with 0- and 1-byte cases already");
126 
127  // Handle the special case of a memset of 0, which can use XC.
128  auto *CByte = dyn_cast<ConstantSDNode>(Byte);
129  if (CByte && CByte->getZExtValue() == 0)
131  Chain, Dst, Dst, Bytes);
132 
133  // Copy the byte to the first location and then use MVC to copy
134  // it to the rest.
135  Chain = DAG.getStore(Chain, DL, Byte, Dst, DstPtrInfo, Alignment);
136  SDValue DstPlus1 = DAG.getNode(ISD::ADD, DL, PtrVT, Dst,
137  DAG.getConstant(1, DL, PtrVT));
139  Chain, DstPlus1, Dst, Bytes - 1);
140  }
141  return SDValue();
142 }
143 
144 // Use CLC to compare [Src1, Src1 + Size) with [Src2, Src2 + Size),
145 // deciding whether to use a loop or straight-line code.
146 static SDValue emitCLC(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain,
147  SDValue Src1, SDValue Src2, uint64_t Size) {
149  EVT PtrVT = Src1.getValueType();
150  // A two-CLC sequence is a clear win over a loop, not least because it
151  // needs only one branch. A three-CLC sequence needs the same number
152  // of branches as a loop (i.e. 2), but is shorter. That brings us to
153  // lengths greater than 768 bytes. It seems relatively likely that
154  // a difference will be found within the first 768 bytes, so we just
155  // optimize for the smallest number of branch instructions, in order
156  // to avoid polluting the prediction buffer too much. A loop only ever
157  // needs 2 branches, whereas a straight-line sequence would need 3 or more.
158  if (Size > 3 * 256)
159  return DAG.getNode(SystemZISD::CLC_LOOP, DL, VTs, Chain, Src1, Src2,
160  DAG.getConstant(Size, DL, PtrVT),
161  DAG.getConstant(Size / 256, DL, PtrVT));
162  return DAG.getNode(SystemZISD::CLC, DL, VTs, Chain, Src1, Src2,
163  DAG.getConstant(Size, DL, PtrVT));
164 }
165 
166 // Convert the current CC value into an integer that is 0 if CC == 0,
167 // greater than zero if CC == 1 and less than zero if CC >= 2.
168 // The sequence starts with IPM, which puts CC into bits 29 and 28
169 // of an integer and clears bits 30 and 31.
170 static SDValue addIPMSequence(const SDLoc &DL, SDValue CCReg,
171  SelectionDAG &DAG) {
172  SDValue IPM = DAG.getNode(SystemZISD::IPM, DL, MVT::i32, CCReg);
174  DAG.getConstant(30 - SystemZ::IPM_CC, DL, MVT::i32));
176  DAG.getConstant(30, DL, MVT::i32));
177  return SRA;
178 }
179 
181  SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src1,
182  SDValue Src2, SDValue Size, MachinePointerInfo Op1PtrInfo,
183  MachinePointerInfo Op2PtrInfo) const {
184  if (auto *CSize = dyn_cast<ConstantSDNode>(Size)) {
185  uint64_t Bytes = CSize->getZExtValue();
186  assert(Bytes > 0 && "Caller should have handled 0-size case");
187  // Swap operands to invert CC == 1 vs. CC == 2 cases.
188  SDValue CCReg = emitCLC(DAG, DL, Chain, Src2, Src1, Bytes);
189  Chain = CCReg.getValue(1);
190  return std::make_pair(addIPMSequence(DL, CCReg, DAG), Chain);
191  }
192  return std::make_pair(SDValue(), SDValue());
193 }
194 
196  SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src,
197  SDValue Char, SDValue Length, MachinePointerInfo SrcPtrInfo) const {
198  // Use SRST to find the character. End is its address on success.
199  EVT PtrVT = Src.getValueType();
200  SDVTList VTs = DAG.getVTList(PtrVT, MVT::i32, MVT::Other);
201  Length = DAG.getZExtOrTrunc(Length, DL, PtrVT);
202  Char = DAG.getZExtOrTrunc(Char, DL, MVT::i32);
203  Char = DAG.getNode(ISD::AND, DL, MVT::i32, Char,
204  DAG.getConstant(255, DL, MVT::i32));
205  SDValue Limit = DAG.getNode(ISD::ADD, DL, PtrVT, Src, Length);
206  SDValue End = DAG.getNode(SystemZISD::SEARCH_STRING, DL, VTs, Chain,
207  Limit, Src, Char);
208  SDValue CCReg = End.getValue(1);
209  Chain = End.getValue(2);
210 
211  // Now select between End and null, depending on whether the character
212  // was found.
213  SDValue Ops[] = {
214  End, DAG.getConstant(0, DL, PtrVT),
217  End = DAG.getNode(SystemZISD::SELECT_CCMASK, DL, PtrVT, Ops);
218  return std::make_pair(End, Chain);
219 }
220 
222  SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Dest,
223  SDValue Src, MachinePointerInfo DestPtrInfo, MachinePointerInfo SrcPtrInfo,
224  bool isStpcpy) const {
225  SDVTList VTs = DAG.getVTList(Dest.getValueType(), MVT::Other);
226  SDValue EndDest = DAG.getNode(SystemZISD::STPCPY, DL, VTs, Chain, Dest, Src,
227  DAG.getConstant(0, DL, MVT::i32));
228  return std::make_pair(isStpcpy ? EndDest : Dest, EndDest.getValue(1));
229 }
230 
232  SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src1,
233  SDValue Src2, MachinePointerInfo Op1PtrInfo,
234  MachinePointerInfo Op2PtrInfo) const {
235  SDVTList VTs = DAG.getVTList(Src1.getValueType(), MVT::i32, MVT::Other);
236  // Swap operands to invert CC == 1 vs. CC == 2 cases.
237  SDValue Unused = DAG.getNode(SystemZISD::STRCMP, DL, VTs, Chain, Src2, Src1,
238  DAG.getConstant(0, DL, MVT::i32));
239  SDValue CCReg = Unused.getValue(1);
240  Chain = Unused.getValue(2);
241  return std::make_pair(addIPMSequence(DL, CCReg, DAG), Chain);
242 }
243 
244 // Search from Src for a null character, stopping once Src reaches Limit.
245 // Return a pair of values, the first being the number of nonnull characters
246 // and the second being the out chain.
247 //
248 // This can be used for strlen by setting Limit to 0.
249 static std::pair<SDValue, SDValue> getBoundedStrlen(SelectionDAG &DAG,
250  const SDLoc &DL,
251  SDValue Chain, SDValue Src,
252  SDValue Limit) {
253  EVT PtrVT = Src.getValueType();
254  SDVTList VTs = DAG.getVTList(PtrVT, MVT::i32, MVT::Other);
255  SDValue End = DAG.getNode(SystemZISD::SEARCH_STRING, DL, VTs, Chain,
256  Limit, Src, DAG.getConstant(0, DL, MVT::i32));
257  Chain = End.getValue(2);
258  SDValue Len = DAG.getNode(ISD::SUB, DL, PtrVT, End, Src);
259  return std::make_pair(Len, Chain);
260 }
261 
263  SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src,
264  MachinePointerInfo SrcPtrInfo) const {
265  EVT PtrVT = Src.getValueType();
266  return getBoundedStrlen(DAG, DL, Chain, Src, DAG.getConstant(0, DL, PtrVT));
267 }
268 
270  SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src,
271  SDValue MaxLength, MachinePointerInfo SrcPtrInfo) const {
272  EVT PtrVT = Src.getValueType();
273  MaxLength = DAG.getZExtOrTrunc(MaxLength, DL, PtrVT);
274  SDValue Limit = DAG.getNode(ISD::ADD, DL, PtrVT, Src, MaxLength);
275  return getBoundedStrlen(DAG, DL, Chain, Src, Limit);
276 }
llvm::ISD::SUB
@ SUB
Definition: ISDOpcodes.h:233
llvm::Check::Size
@ Size
Definition: FileCheck.h:73
llvm::SystemZSelectionDAGInfo::EmitTargetCodeForStrcmp
std::pair< SDValue, SDValue > EmitTargetCodeForStrcmp(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src1, SDValue Src2, MachinePointerInfo Op1PtrInfo, MachinePointerInfo Op2PtrInfo) const override
Emit target-specific code that performs a strcmp, in cases where that is faster than a libcall.
Definition: SystemZSelectionDAGInfo.cpp:231
llvm::SystemZISD::SELECT_CCMASK
@ SELECT_CCMASK
Definition: SystemZISelLowering.h:77
memsetStore
static SDValue memsetStore(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Dst, uint64_t ByteVal, uint64_t Size, unsigned Align, MachinePointerInfo DstPtrInfo)
Definition: SystemZSelectionDAGInfo.cpp:64
llvm
Definition: AllocatorList.h:23
llvm::objcarc::Sequence
Sequence
Definition: PtrState.h:41
llvm::SDLoc
Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...
Definition: SelectionDAGNodes.h:1078
getBoundedStrlen
static std::pair< SDValue, SDValue > getBoundedStrlen(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src, SDValue Limit)
Definition: SystemZSelectionDAGInfo.cpp:249
llvm::Loop
Represents a single loop in the control flow graph.
Definition: LoopInfo.h:530
llvm::SystemZSelectionDAGInfo::EmitTargetCodeForStrnlen
std::pair< SDValue, SDValue > EmitTargetCodeForStrnlen(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src, SDValue MaxLength, MachinePointerInfo SrcPtrInfo) const override
Definition: SystemZSelectionDAGInfo.cpp:269
llvm::SelectionDAG::getVTList
SDVTList getVTList(EVT VT)
Return an SDVTList that represents the list of values specified.
Definition: SelectionDAG.cpp:8053
llvm::SystemZISD::CLC
@ CLC
Definition: SystemZISelLowering.h:135
llvm::SelectionDAG::getStore
SDValue getStore(SDValue Chain, const SDLoc &dl, SDValue Val, SDValue Ptr, MachinePointerInfo PtrInfo, Align Alignment, MachineMemOperand::Flags MMOFlags=MachineMemOperand::MONone, const AAMDNodes &AAInfo=AAMDNodes())
Helper function to build ISD::STORE nodes.
Definition: SelectionDAG.cpp:7382
llvm::SelectionDAG::getZExtOrTrunc
SDValue getZExtOrTrunc(SDValue Op, const SDLoc &DL, EVT VT)
Convert Op, which must be of integer type, to the integer type VT, by either zero-extending or trunca...
Definition: SelectionDAG.cpp:1274
SelectionDAG.h
llvm::SystemZ::CCMASK_SRST_FOUND
const unsigned CCMASK_SRST_FOUND
Definition: SystemZ.h:71
addIPMSequence
static SDValue addIPMSequence(const SDLoc &DL, SDValue CCReg, SelectionDAG &DAG)
Definition: SystemZSelectionDAGInfo.cpp:170
llvm::SDValue::getValueType
EVT getValueType() const
Return the ValueType of the referenced return value.
Definition: SelectionDAGNodes.h:1113
llvm::SelectionDAG
This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...
Definition: SelectionDAG.h:216
llvm::EVT
Extended Value Type.
Definition: ValueTypes.h:35
llvm::SelectionDAG::getConstant
SDValue getConstant(uint64_t Val, const SDLoc &DL, EVT VT, bool isTarget=false, bool isOpaque=false)
Create a ConstantSDNode wrapping a constant value.
Definition: SelectionDAG.cpp:1347
llvm::ISD::SRA
@ SRA
Definition: ISDOpcodes.h:648
llvm::SystemZISD::MVC_LOOP
@ MVC_LOOP
Definition: SystemZISelLowering.h:123
llvm::SystemZISD::STRCMP
@ STRCMP
Definition: SystemZISelLowering.h:143
llvm::ISD::AND
@ AND
Bitwise operators - logical and, logical or, logical xor.
Definition: ISDOpcodes.h:622
llvm::Align
This struct is a compact representation of a valid (non-zero power of two) alignment.
Definition: Alignment.h:39
llvm::SystemZSelectionDAGInfo::EmitTargetCodeForStrcpy
std::pair< SDValue, SDValue > EmitTargetCodeForStrcpy(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Dest, SDValue Src, MachinePointerInfo DestPtrInfo, MachinePointerInfo SrcPtrInfo, bool isStpcpy) const override
Emit target-specific code that performs a strcpy or stpcpy, in cases where that is faster than a libc...
Definition: SystemZSelectionDAGInfo.cpp:221
emitCLC
static SDValue emitCLC(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src1, SDValue Src2, uint64_t Size)
Definition: SystemZSelectionDAGInfo.cpp:146
llvm::countPopulation
unsigned countPopulation(T Value)
Count the number of set bits in a value.
Definition: MathExtras.h:567
SystemZTargetMachine.h
llvm::SystemZ::CCMASK_SRST
const unsigned CCMASK_SRST
Definition: SystemZ.h:73
llvm::SystemZSelectionDAGInfo::EmitTargetCodeForStrlen
std::pair< SDValue, SDValue > EmitTargetCodeForStrlen(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src, MachinePointerInfo SrcPtrInfo) const override
Definition: SystemZSelectionDAGInfo.cpp:262
llvm::SystemZISD::MVC
@ MVC
Definition: SystemZISelLowering.h:118
llvm::MachinePointerInfo
This class contains a discriminated union of information about pointers in memory operands,...
Definition: MachineMemOperand.h:37
I
#define I(x, y, z)
Definition: MD5.cpp:59
llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemchr
std::pair< SDValue, SDValue > EmitTargetCodeForMemchr(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src, SDValue Char, SDValue Length, MachinePointerInfo SrcPtrInfo) const override
Emit target-specific code that performs a memchr, in cases where that is faster than a libcall.
Definition: SystemZSelectionDAGInfo.cpp:195
llvm::SelectionDAG::getNode
SDValue getNode(unsigned Opcode, const SDLoc &DL, EVT VT, ArrayRef< SDUse > Ops)
Gets or creates the specified node.
Definition: SelectionDAG.cpp:7818
llvm::SystemZISD::XC
@ XC
Definition: SystemZISelLowering.h:130
llvm::SystemZISD::CLC_LOOP
@ CLC_LOOP
Definition: SystemZISelLowering.h:136
llvm::SDValue::getValue
SDValue getValue(unsigned R) const
Definition: SelectionDAGNodes.h:172
assert
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
llvm::MVT::Other
@ Other
Definition: MachineValueType.h:39
llvm::SystemZISD::SEARCH_STRING
@ SEARCH_STRING
Definition: SystemZISelLowering.h:149
llvm::findLastSet
T findLastSet(T Val, ZeroBehavior ZB=ZB_Max)
Get the index of the last set bit starting from the least significant bit.
Definition: MathExtras.h:280
llvm::MachinePointerInfo::getWithOffset
MachinePointerInfo getWithOffset(int64_t O) const
Definition: MachineMemOperand.h:79
llvm::min
Expected< ExpressionValue > min(const ExpressionValue &Lhs, const ExpressionValue &Rhs)
Definition: FileCheck.cpp:357
emitMemMem
static SDValue emitMemMem(SelectionDAG &DAG, const SDLoc &DL, unsigned Sequence, unsigned Loop, SDValue Chain, SDValue Dst, SDValue Src, uint64_t Size)
Definition: SystemZSelectionDAGInfo.cpp:25
DL
MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL
Definition: AArch64SLSHardening.cpp:76
llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemcpy
SDValue EmitTargetCodeForMemcpy(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Dst, SDValue Src, SDValue Size, Align Alignment, bool IsVolatile, bool AlwaysInline, MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo) const override
Emit target-specific code that performs a memcpy.
Definition: SystemZSelectionDAGInfo.cpp:48
llvm::AMDGPU::HSAMD::Kernel::Arg::Key::IsVolatile
constexpr char IsVolatile[]
Key for Kernel::Arg::Metadata::mIsVolatile.
Definition: AMDGPUMetadata.h:194
llvm::SDVTList
This represents a list of ValueType's that has been intern'd by a SelectionDAG.
Definition: SelectionDAGNodes.h:79
llvm::Align::value
uint64_t value() const
This is a hole in the type system and should not be abused.
Definition: Alignment.h:85
llvm::SystemZ::IPM_CC
const unsigned IPM_CC
Definition: SystemZ.h:111
llvm::MVT::i32
@ i32
Definition: MachineValueType.h:43
llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemcmp
std::pair< SDValue, SDValue > EmitTargetCodeForMemcmp(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src1, SDValue Src2, SDValue Size, MachinePointerInfo Op1PtrInfo, MachinePointerInfo Op2PtrInfo) const override
Emit target-specific code that performs a memcmp/bcmp, in cases where that is faster than a libcall.
Definition: SystemZSelectionDAGInfo.cpp:180
llvm::SDValue
Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.
Definition: SelectionDAGNodes.h:138
llvm::ISD::ADD
@ ADD
Simple integer binary arithmetic operators.
Definition: ISDOpcodes.h:232
llvm::SystemZISD::XC_LOOP
@ XC_LOOP
Definition: SystemZISelLowering.h:131
llvm::ISD::SHL
@ SHL
Shift and rotation operations.
Definition: ISDOpcodes.h:647
llvm::SelectionDAG::getTargetConstant
SDValue getTargetConstant(uint64_t Val, const SDLoc &DL, EVT VT, bool isOpaque=false)
Definition: SelectionDAG.h:637
llvm::SystemZISD::STPCPY
@ STPCPY
Definition: SystemZISelLowering.h:139
llvm::SystemZISD::IPM
@ IPM
Definition: SystemZISelLowering.h:152
llvm::ISD::TokenFactor
@ TokenFactor
TokenFactor - This node takes multiple tokens as input and produces a single token result.
Definition: ISDOpcodes.h:52
llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemset
SDValue EmitTargetCodeForMemset(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Dst, SDValue Byte, SDValue Size, Align Alignment, bool IsVolatile, MachinePointerInfo DstPtrInfo) const override
Emit target-specific code that performs a memset.
Definition: SystemZSelectionDAGInfo.cpp:75
llvm::MVT::getIntegerVT
static MVT getIntegerVT(unsigned BitWidth)
Definition: MachineValueType.h:1108