LLVM
16.0.0git

ISD namespace  This namespace contains an enum which represents all of the SelectionDAG node types and value types. More...
Namespaces  
GlobalISel  
Classes  
struct  ArgFlagsTy 
struct  InputArg 
InputArg  This struct carries flags and type information about a single incoming (formal) argument or incoming (from the perspective of the caller) return value virtual register. More...  
struct  OutputArg 
OutputArg  This struct carries flags and a value for a single outgoing (actual) argument or outgoing (from the perspective of the caller) return value virtual register. More...  
Functions  
bool  isBitwiseLogicOp (unsigned Opcode) 
Whether this is bitwise logic opcode. More...  
NodeType  getVecReduceBaseOpcode (unsigned VecReduceOpcode) 
Get underlying scalar opcode for VECREDUCE opcode. More...  
bool  isVPOpcode (unsigned Opcode) 
Whether this is a vectorpredicated Opcode. More...  
bool  isVPBinaryOp (unsigned Opcode) 
Whether this is a vectorpredicated binary operation opcode. More...  
bool  isVPReduction (unsigned Opcode) 
Whether this is a vectorpredicated reduction opcode. More...  
Optional< unsigned >  getVPMaskIdx (unsigned Opcode) 
The operand position of the vector mask. More...  
Optional< unsigned >  getVPExplicitVectorLengthIdx (unsigned Opcode) 
The operand position of the explicit vector length parameter. More...  
bool  isIndexTypeSigned (MemIndexType IndexType) 
NodeType  getExtForLoadExtType (bool IsFP, LoadExtType) 
bool  isSignedIntSetCC (CondCode Code) 
Return true if this is a setcc instruction that performs a signed comparison when used with integer operands. More...  
bool  isUnsignedIntSetCC (CondCode Code) 
Return true if this is a setcc instruction that performs an unsigned comparison when used with integer operands. More...  
bool  isIntEqualitySetCC (CondCode Code) 
Return true if this is a setcc instruction that performs an equality comparison when used with integer operands. More...  
bool  isTrueWhenEqual (CondCode Cond) 
Return true if the specified condition returns true if the two operands to the condition are equal. More...  
unsigned  getUnorderedFlavor (CondCode Cond) 
This function returns 0 if the condition is always false if an operand is a NaN, 1 if the condition is always true if the operand is a NaN, and 2 if the condition is undefined if the operand is a NaN. More...  
CondCode  getSetCCInverse (CondCode Operation, EVT Type) 
Return the operation corresponding to !(X op Y), where 'op' is a valid SetCC operation. More...  
bool  isExtOpcode (unsigned Opcode) 
CondCode  getSetCCSwappedOperands (CondCode Operation) 
Return the operation corresponding to (Y op X) when given the operation for (X op Y). More...  
CondCode  getSetCCOrOperation (CondCode Op1, CondCode Op2, EVT Type) 
Return the result of a logical OR between different comparisons of identical values: ((X op1 Y)  (X op2 Y)). More...  
CondCode  getSetCCAndOperation (CondCode Op1, CondCode Op2, EVT Type) 
Return the result of a logical AND between different comparisons of identical values: ((X op1 Y) & (X op2 Y)). More...  
bool  isConstantSplatVector (const SDNode *N, APInt &SplatValue) 
Node predicates. More...  
bool  isConstantSplatVectorAllOnes (const SDNode *N, bool BuildVectorOnly=false) 
Return true if the specified node is a BUILD_VECTOR or SPLAT_VECTOR where all of the elements are ~0 or undef. More...  
bool  isConstantSplatVectorAllZeros (const SDNode *N, bool BuildVectorOnly=false) 
Return true if the specified node is a BUILD_VECTOR or SPLAT_VECTOR where all of the elements are 0 or undef. More...  
bool  isBuildVectorAllOnes (const SDNode *N) 
Return true if the specified node is a BUILD_VECTOR where all of the elements are ~0 or undef. More...  
bool  isBuildVectorAllZeros (const SDNode *N) 
Return true if the specified node is a BUILD_VECTOR where all of the elements are 0 or undef. More...  
bool  isBuildVectorOfConstantSDNodes (const SDNode *N) 
Return true if the specified node is a BUILD_VECTOR node of all ConstantSDNode or undef. More...  
bool  isBuildVectorOfConstantFPSDNodes (const SDNode *N) 
Return true if the specified node is a BUILD_VECTOR node of all ConstantFPSDNode or undef. More...  
bool  isVectorShrinkable (const SDNode *N, unsigned NewEltSize, bool Signed) 
Returns true if the specified node is a vector where all elements can be truncated to the specified element size without a loss in meaning. More...  
bool  allOperandsUndef (const SDNode *N) 
Return true if the node has at least one operand and all operands of the specified node are ISD::UNDEF. More...  
bool  isFreezeUndef (const SDNode *N) 
Return true if the specified node is FREEZE(UNDEF). More...  
bool  isNormalLoad (const SDNode *N) 
Returns true if the specified node is a nonextending and unindexed load. More...  
bool  isNON_EXTLoad (const SDNode *N) 
Returns true if the specified node is a nonextending load. More...  
bool  isEXTLoad (const SDNode *N) 
Returns true if the specified node is a EXTLOAD. More...  
bool  isSEXTLoad (const SDNode *N) 
Returns true if the specified node is a SEXTLOAD. More...  
bool  isZEXTLoad (const SDNode *N) 
Returns true if the specified node is a ZEXTLOAD. More...  
bool  isUNINDEXEDLoad (const SDNode *N) 
Returns true if the specified node is an unindexed load. More...  
bool  isNormalStore (const SDNode *N) 
Returns true if the specified node is a nontruncating and unindexed store. More...  
bool  isUNINDEXEDStore (const SDNode *N) 
Returns true if the specified node is an unindexed store. More...  
bool  matchUnaryPredicate (SDValue Op, std::function< bool(ConstantSDNode *)> Match, bool AllowUndefs=false) 
Attempt to match a unary predicate against a scalar/splat constant or every element of a constant BUILD_VECTOR. More...  
bool  matchBinaryPredicate (SDValue LHS, SDValue RHS, std::function< bool(ConstantSDNode *, ConstantSDNode *)> Match, bool AllowUndefs=false, bool AllowTypeMismatch=false) 
Attempt to match a binary predicate against a pair of scalar/splat constants or every element of a pair of constant BUILD_VECTORs. More...  
bool  isOverflowIntrOpRes (SDValue Op) 
Returns true if the specified value is the overflow result from one of the overflow intrinsic nodes. More...  
Variables  
static const int  FIRST_TARGET_STRICTFP_OPCODE = BUILTIN_OP_END + 400 
FIRST_TARGET_STRICTFP_OPCODE  Targetspecific preisel operations which cannot raise FP exceptions should be less than this value. More...  
static const int  FIRST_TARGET_MEMORY_OPCODE = BUILTIN_OP_END + 500 
FIRST_TARGET_MEMORY_OPCODE  Targetspecific preisel operations which do not reference a specific memory location should be less than this value. More...  
static const int  LAST_INDEXED_MODE = POST_DEC + 1 
static const int  LAST_MEM_INDEX_TYPE = UNSIGNED_SCALED + 1 
static const int  LAST_LOADEXT_TYPE = ZEXTLOAD + 1 
ISD namespace  This namespace contains an enum which represents all of the SelectionDAG node types and value types.
enum llvm::ISD::CondCode 
ISD::CondCode enum  These are ordered carefully to make the bitfields below work out, when considering SETFALSE (something that never exists dynamically) as 0.
"U" > Unsigned (for integer operands) or Unordered (for floating point), "L" > Less than, "G" > Greater than, "E" > Equal to. If the "N" column is 1, the result of the comparison is undefined if the input is a NAN.
All of these (except for the 'always folded ops') should be handled for floating point. For integer, only the SETEQ,SETNE,SETLT,SETLE,SETGT, SETGE,SETULT,SETULE,SETUGT, and SETUGE opcodes are used.
Note that these are laid out in a specific order to allow bittwiddling to transform conditions.
Enumerator  

SETFALSE  
SETOEQ  
SETOGT  
SETOGE  
SETOLT  
SETOLE  
SETONE  
SETO  
SETUO  
SETUEQ  
SETUGT  
SETUGE  
SETULT  
SETULE  
SETUNE  
SETTRUE  
SETFALSE2  
SETEQ  
SETGT  
SETGE  
SETLT  
SETLE  
SETNE  
SETTRUE2  
SETCC_INVALID 
Definition at line 1424 of file ISDOpcodes.h.
LoadExtType enum  This enum defines the three variants of LOADEXT (load with extension).
SEXTLOAD loads the integer operand and sign extends it to a larger integer result type. ZEXTLOAD loads the integer operand and zero extends it to a larger integer result type. EXTLOAD is used for two things: floating point extending loads and integer extending loads [the top bits are undefined].
Enumerator  

NON_EXTLOAD  
EXTLOAD  
SEXTLOAD  
ZEXTLOAD 
Definition at line 1404 of file ISDOpcodes.h.
MemIndexedMode enum  This enum defines the load / store indexed addressing modes.
UNINDEXED "Normal" load / store. The effective address is already computed and is available in the base pointer. The offset operand is always undefined. In addition to producing a chain, an unindexed load produces one value (result of the load); an unindexed store does not produce a value.
PRE_INC Similar to the unindexed mode where the effective address is PRE_DEC the value of the base pointer add / subtract the offset. It considers the computation as being folded into the load / store operation (i.e. the load / store does the address computation as well as performing the memory transaction). The base operand is always undefined. In addition to producing a chain, preindexed load produces two values (result of the load and the result of the address computation); a preindexed store produces one value (result of the address computation).
POST_INC The effective address is the value of the base pointer. The POST_DEC value of the offset operand is then added to / subtracted from the base after memory transaction. In addition to producing a chain, postindexed load produces two values (the result of the load and the result of the base +/ offset computation); a postindexed store produces one value (the the result of the base +/ offset computation).
Enumerator  

UNINDEXED  
PRE_INC  
PRE_DEC  
POST_INC  
POST_DEC 
Definition at line 1373 of file ISDOpcodes.h.
MemIndexType enum  This enum defines how to interpret MGATHER/SCATTER's index parameter when calculating addresses.
SIGNED_SCALED Addr = Base + ((signed)Index * Scale) UNSIGNED_SCALED Addr = Base + ((unsigned)Index * Scale)
NOTE: The value of Scale is typically only known to the node owning the IndexType, with a value of 1 the equivalent of being unscaled.
Enumerator  

SIGNED_SCALED  
UNSIGNED_SCALED 
Definition at line 1386 of file ISDOpcodes.h.
enum llvm::ISD::NodeType 
ISD::NodeType enum  This enum defines the targetindependent operators for a SelectionDAG.
Targets may also define targetdependent operator codes for SDNodes. For example, on x86, these are the enum values in the X86ISD namespace. Targets should aim to use targetindependent operators to model their instruction sets as much as possible, and only use targetdependent operators when they have special requirements.
Finally, during and after selection proper, SNodes may use special operator codes that correspond directly with MachineInstr opcodes. These are used to represent selected instructions. See the isMachineOpcode() and getMachineOpcode() member functions of SDNode.
Enumerator  

DELETED_NODE  DELETED_NODE  This is an illegal value that is used to catch errors. This opcode is not a legal opcode for any node. 
EntryToken  EntryToken  This is the marker used to indicate the start of a region. 
TokenFactor  TokenFactor  This node takes multiple tokens as input and produces a single token result. This is used to represent the fact that the operand operators are independent of each other. 
AssertSext  AssertSext, AssertZext  These nodes record if a register contains a value that has already been zero or sign extended from a narrower type. These nodes take two operands. The first is the node that has already been extended, and the second is a value type node indicating the width of the extension. NOTE: In case of the source value (or any vector element value) is poisoned the assertion will not be true for that value. 
AssertZext  
AssertAlign  AssertAlign  These nodes record if a register contains a value that has a known alignment and the trailing bits are known to be zero. NOTE: In case of the source value (or any vector element value) is poisoned the assertion will not be true for that value. 
BasicBlock  Various leaf nodes. 
VALUETYPE  
CONDCODE  
Register  
RegisterMask  
Constant  
ConstantFP  
GlobalAddress  
GlobalTLSAddress  
FrameIndex  
JumpTable  
ConstantPool  
ExternalSymbol  
BlockAddress  
GLOBAL_OFFSET_TABLE  The address of the GOT. 
FRAMEADDR  FRAMEADDR, RETURNADDR  These nodes represent llvm.frameaddress and llvm.returnaddress on the DAG. These nodes take one operand, the index of the frame or return address to return. An index of zero corresponds to the current function's frame or return address, an index of one to the parent's frame or return address, and so on. 
RETURNADDR  
ADDROFRETURNADDR  ADDROFRETURNADDR  Represents the llvm.addressofreturnaddress intrinsic. This node takes no operand, returns a targetspecific pointer to the place in the stack frame where the return address of the current function is stored. 
SPONENTRY  SPONENTRY  Represents the llvm.sponentry intrinsic. Takes no argument and returns the stack pointer value at the entry of the current function calling this intrinsic. 
LOCAL_RECOVER  LOCAL_RECOVER  Represents the llvm.localrecover intrinsic. Materializes the offset from the local object pointer of another function to a particular local object passed to llvm.localescape. The operand is the MCSymbol label used to represent this offset, since typically the offset is not known until after code generation of the parent. 
READ_REGISTER  READ_REGISTER, WRITE_REGISTER  This node represents llvm.register on the DAG, which implements the named register global variables extension. 
WRITE_REGISTER  
FRAME_TO_ARGS_OFFSET  FRAME_TO_ARGS_OFFSET  This node represents offset from frame pointer to first (possible) onstack argument. This is needed for correct stack adjustment during unwind. 
EH_DWARF_CFA  EH_DWARF_CFA  This node represents the pointer to the DWARF Canonical Frame Address (CFA), generally the value of the stack pointer at the call site in the previous frame. 
EH_RETURN  OUTCHAIN = EH_RETURN(INCHAIN, OFFSET, HANDLER)  This node represents 'eh_return' gcc dwarf builtin, which is used to return from exception. The general meaning is: adjust stack by OFFSET and pass execution to HANDLER. Many platformrelated details also :) 
EH_SJLJ_SETJMP  RESULT, OUTCHAIN = EH_SJLJ_SETJMP(INCHAIN, buffer) This corresponds to the eh.sjlj.setjmp intrinsic. It takes an input chain and a pointer to the jump buffer as inputs and returns an outchain. 
EH_SJLJ_LONGJMP  OUTCHAIN = EH_SJLJ_LONGJMP(INCHAIN, buffer) This corresponds to the eh.sjlj.longjmp intrinsic. It takes an input chain and a pointer to the jump buffer as inputs and returns an outchain. 
EH_SJLJ_SETUP_DISPATCH  OUTCHAIN = EH_SJLJ_SETUP_DISPATCH(INCHAIN) The target initializes the dispatch table here. 
TargetConstant  TargetConstant*  Like Constant*, but the DAG does not do any folding, simplification, or lowering of the constant. They are used for constants which are known to fit in the immediate fields of their users, or for carrying magic numbers which are not values which need to be materialized in registers. 
TargetConstantFP  
TargetGlobalAddress  TargetGlobalAddress  Like GlobalAddress, but the DAG does no folding or anything else with this node, and this is valid in the targetspecific dag, turning into a GlobalAddress operand. 
TargetGlobalTLSAddress  
TargetFrameIndex  
TargetJumpTable  
TargetConstantPool  
TargetExternalSymbol  
TargetBlockAddress  
MCSymbol  
TargetIndex  TargetIndex  Like a constant pool entry, but with completely targetdependent semantics. Holds target flags, a 32bit index, and a 64bit index. Targets can use this however they like. 
INTRINSIC_WO_CHAIN  RESULT = INTRINSIC_WO_CHAIN(INTRINSICID, arg1, arg2, ...) This node represents a target intrinsic function with no side effects. The first operand is the ID number of the intrinsic from the llvm::Intrinsic namespace. The operands to the intrinsic follow. The node returns the result of the intrinsic. 
INTRINSIC_W_CHAIN  RESULT,OUTCHAIN = INTRINSIC_W_CHAIN(INCHAIN, INTRINSICID, arg1, ...) This node represents a target intrinsic function with side effects that returns a result. The first operand is a chain pointer. The second is the ID number of the intrinsic from the llvm::Intrinsic namespace. The operands to the intrinsic follow. The node has two results, the result of the intrinsic and an output chain. 
INTRINSIC_VOID  OUTCHAIN = INTRINSIC_VOID(INCHAIN, INTRINSICID, arg1, arg2, ...) This node represents a target intrinsic function with side effects that does not return a result. The first operand is a chain pointer. The second is the ID number of the intrinsic from the llvm::Intrinsic namespace. The operands to the intrinsic follow. 
CopyToReg  CopyToReg  This node has three operands: a chain, a register number to set to this value, and a value. 
CopyFromReg  CopyFromReg  This node indicates that the input value is a virtual or physical register that is defined outside of the scope of this SelectionDAG. The register is available from the RegisterSDNode object. 
UNDEF  UNDEF  An undefined node. 
FREEZE  
EXTRACT_ELEMENT  EXTRACT_ELEMENT  This is used to get the lower or upper (determined by a Constant, which is required to be operand #1) half of the integer or float value specified as operand #0. This is only for use before legalization, for values that will be broken into multiple registers. 
BUILD_PAIR  BUILD_PAIR  This is the opposite of EXTRACT_ELEMENT in some ways. Given two values of the same integer value type, this produces a value twice as big. Like EXTRACT_ELEMENT, this can only be used before legalization. The lower part of the composite value should be in element 0 and the upper part should be in element 1. 
MERGE_VALUES  MERGE_VALUES  This node takes multiple discrete operands and returns them all as its individual results. This nodes has exactly the same number of inputs and outputs. This node is useful for some pieces of the code generator that want to think about a single node with multiple results, not multiple nodes. 
ADD  Simple integer binary arithmetic operators. 
SUB  
MUL  
SDIV  
UDIV  
SREM  
UREM  
SMUL_LOHI  SMUL_LOHI/UMUL_LOHI  Multiply two integers of type iN, producing a signed/unsigned value of type i[2*N], and return the full value as two results, each of type iN. 
UMUL_LOHI  
SDIVREM  SDIVREM/UDIVREM  Divide two integers and produce both a quotient and remainder result. 
UDIVREM  
CARRY_FALSE  CARRY_FALSE  This node is used when folding other nodes, like ADDC/SUBC, which indicate the carry result is always false. 
ADDC  Carrysetting nodes for multiple precision addition and subtraction. These nodes take two operands of the same value type, and produce two results. The first result is the normal add or sub result, the second result is the carry flag result. FIXME: These nodes are deprecated in favor of ADDCARRY and SUBCARRY. They are kept around for now to provide a smooth transition path toward the use of ADDCARRY/SUBCARRY and will eventually be removed. 
SUBC  
ADDE  Carryusing nodes for multiple precision addition and subtraction. These nodes take three operands: The first two are the normal lhs and rhs to the add or sub, and the third is the input carry flag. These nodes produce two results; the normal result of the add or sub, and the output carry flag. These nodes both read and write a carry flag to allow them to them to be chained together for add and sub of arbitrarily large values. 
SUBE  
ADDCARRY  Carryusing nodes for multiple precision addition and subtraction. These nodes take three operands: The first two are the normal lhs and rhs to the add or sub, and the third is a boolean value that is 1 if and only if there is an incoming carry/borrow. These nodes produce two results: the normal result of the add or sub, and a boolean value that is 1 if and only if there is an outgoing carry/borrow. Care must be taken if these opcodes are lowered to hardware instructions that use the inverse logic – 0 if and only if there is an incoming/outgoing carry/borrow. In such cases, you must preserve the semantics of these opcodes by inverting the incoming carry/borrow, feeding it to the add/sub hardware instruction, and then inverting the outgoing carry/borrow. The use of these opcodes is preferable to adde/sube if the target supports it, as the carry is a regular value rather than a glue, which allows further optimisation. These opcodes are different from [US]{ADD,SUB}O in that ADDCARRY/SUBCARRY consume and produce a carry/borrow, whereas [US]{ADD,SUB}O produce an overflow. 
SUBCARRY  
SADDO_CARRY  Carryusing overflowaware nodes for multiple precision addition and subtraction. These nodes take three operands: The first two are normal lhs and rhs to the add or sub, and the third is a boolean indicating if there is an incoming carry. They produce two results: the normal result of the add or sub, and a boolean that indicates if an overflow occurred (not flag, because it may be a store to memory, etc.). If the type of the boolean is not i1 then the high bits conform to getBooleanContents. 
SSUBO_CARRY  
SADDO  RESULT, BOOL = [SU]ADDO(LHS, RHS)  Overflowaware nodes for addition. These nodes take two operands: the normal LHS and RHS to the add. They produce two results: the normal result of the add, and a boolean that indicates if an overflow occurred (not a flag, because it may be store to memory, etc.). If the type of the boolean is not i1 then the high bits conform to getBooleanContents. These nodes are generated from llvm.[su]add.with.overflow intrinsics. 
UADDO  
SSUBO  Same for subtraction. 
USUBO  
SMULO  Same for multiplication. 
UMULO  
SADDSAT  RESULT = [US]ADDSAT(LHS, RHS)  Perform saturation addition on 2 integers with the same bit width (W). If the true value of LHS + RHS exceeds the largest value that can be represented by W bits, the resulting value is this maximum value. Otherwise, if this value is less than the smallest value that can be represented by W bits, the resulting value is this minimum value. 
UADDSAT  
SSUBSAT  RESULT = [US]SUBSAT(LHS, RHS)  Perform saturation subtraction on 2 integers with the same bit width (W). If the true value of LHS  RHS exceeds the largest value that can be represented by W bits, the resulting value is this maximum value. Otherwise, if this value is less than the smallest value that can be represented by W bits, the resulting value is this minimum value. 
USUBSAT  
SSHLSAT  RESULT = [US]SHLSAT(LHS, RHS)  Perform saturation left shift. The first operand is the value to be shifted, and the second argument is the amount to shift by. Both must be integers of the same bit width (W). If the true value of LHS << RHS exceeds the largest value that can be represented by W bits, the resulting value is this maximum value, Otherwise, if this value is less than the smallest value that can be represented by W bits, the resulting value is this minimum value. 
USHLSAT  
SMULFIX  RESULT = [US]MULFIX(LHS, RHS, SCALE)  Perform fixed point multiplication on 2 integers with the same width and scale. SCALE represents the scale of both operands as fixed point numbers. This SCALE parameter must be a constant integer. A scale of zero is effectively performing multiplication on 2 integers. 
UMULFIX  
SMULFIXSAT  Same as the corresponding unsaturated fixed point instructions, but the result is clamped between the min and max values representable by the bits of the first 2 operands. 
UMULFIXSAT  
SDIVFIX  RESULT = [US]DIVFIX(LHS, RHS, SCALE)  Perform fixed point division on 2 integers with the same width and scale. SCALE represents the scale of both operands as fixed point numbers. This SCALE parameter must be a constant integer. 
UDIVFIX  
SDIVFIXSAT  Same as the corresponding unsaturated fixed point instructions, but the result is clamped between the min and max values representable by the bits of the first 2 operands. 
UDIVFIXSAT  
FADD  Simple binary floating point operators. 
FSUB  
FMUL  
FDIV  
FREM  
STRICT_FADD  Constrained versions of the binary floating point operators. These will be lowered to the simple operators before final selection. They are used to limit optimizations while the DAG is being optimized. 
STRICT_FSUB  
STRICT_FMUL  
STRICT_FDIV  
STRICT_FREM  
STRICT_FMA  
STRICT_FSQRT  Constrained versions of libmequivalent floating point intrinsics. These will be lowered to the equivalent nonconstrained pseudoop (or expanded to the equivalent library call) before final selection. They are used to limit optimizations while the DAG is being optimized. 
STRICT_FPOW  
STRICT_FPOWI  
STRICT_FSIN  
STRICT_FCOS  
STRICT_FEXP  
STRICT_FEXP2  
STRICT_FLOG  
STRICT_FLOG10  
STRICT_FLOG2  
STRICT_FRINT  
STRICT_FNEARBYINT  
STRICT_FMAXNUM  
STRICT_FMINNUM  
STRICT_FCEIL  
STRICT_FFLOOR  
STRICT_FROUND  
STRICT_FROUNDEVEN  
STRICT_FTRUNC  
STRICT_LROUND  
STRICT_LLROUND  
STRICT_LRINT  
STRICT_LLRINT  
STRICT_FMAXIMUM  
STRICT_FMINIMUM  
STRICT_FP_TO_SINT  STRICT_FP_TO_[US]INT  Convert a floating point value to a signed or unsigned integer. These have the same semantics as fptosi and fptoui in IR. They are used to limit optimizations while the DAG is being optimized. 
STRICT_FP_TO_UINT  
STRICT_SINT_TO_FP  STRICT_[US]INT_TO_FP  Convert a signed or unsigned integer to a floating point value. These have the same semantics as sitofp and uitofp in IR. They are used to limit optimizations while the DAG is being optimized. 
STRICT_UINT_TO_FP  
STRICT_FP_ROUND  X = STRICT_FP_ROUND(Y, TRUNC)  Rounding 'Y' from a larger floating point type down to the precision of the destination VT. TRUNC is a flag, which is always an integer that is zero or one. If TRUNC is 0, this is a normal rounding, if it is 1, this FP_ROUND is known to not change the value of Y. The TRUNC = 1 case is used in cases where we know that the value will not be modified by the node, because Y is not using any of the extra precision of source type. This allows certain transformations like STRICT_FP_EXTEND(STRICT_FP_ROUND(X,1)) > X which are not safe for STRICT_FP_EXTEND(STRICT_FP_ROUND(X,0)) because the extra bits aren't removed. It is used to limit optimizations while the DAG is being optimized. 
STRICT_FP_EXTEND  X = STRICT_FP_EXTEND(Y)  Extend a smaller FP type into a larger FP type. It is used to limit optimizations while the DAG is being optimized. 
STRICT_FSETCC  STRICT_FSETCC/STRICT_FSETCCS  Constrained versions of SETCC, used for floatingpoint operands only. STRICT_FSETCC performs a quiet comparison operation, while STRICT_FSETCCS performs a signaling comparison operation. 
STRICT_FSETCCS  
FPTRUNC_ROUND  
FMA  FMA  Perform a * b + c with no intermediate rounding step. 
FMAD  FMAD  Perform a * b + c, while getting the same result as the separately rounded operations. 
FCOPYSIGN  FCOPYSIGN(X, Y)  Return the value of X with the sign of Y. NOTE: This DAG node does not require that X and Y have the same type, just that they are both floating point. X and the result must have the same type. FCOPYSIGN(f32, f64) is allowed. 
FGETSIGN  INT = FGETSIGN(FP)  Return the sign bit of the specified floating point value as an integer 0/1 value. 
FCANONICALIZE  Returns platform specific canonical encoding of a floating point number. 
IS_FPCLASS  Performs a check of floating point class property, defined by IEEE754. The first operand is the floating point value to check. The second operand specifies the checked property and is a TargetConstant which specifies test in the same way as intrinsic 'is_fpclass'. Returns boolean value. 
BUILD_VECTOR  BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...)  Return a fixedwidth vector with the specified, possibly variable, elements. The types of the operands must match the vector element type, except that integer types are allowed to be larger than the element type, in which case the operands are implicitly truncated. The types of the operands must all be the same. 
INSERT_VECTOR_ELT  INSERT_VECTOR_ELT(VECTOR, VAL, IDX)  Returns VECTOR with the element at IDX replaced with VAL. If the type of VAL is larger than the vector element type then VAL is truncated before replacement. If VECTOR is a scalable vector, then IDX may be larger than the minimum vector width. IDX is not first scaled by the runtime scaling factor of VECTOR. 
EXTRACT_VECTOR_ELT  EXTRACT_VECTOR_ELT(VECTOR, IDX)  Returns a single element from VECTOR identified by the (potentially variable) element number IDX. If the return type is an integer type larger than the element type of the vector, the result is extended to the width of the return type. In that case, the high bits are undefined. If VECTOR is a scalable vector, then IDX may be larger than the minimum vector width. IDX is not first scaled by the runtime scaling factor of VECTOR. 
CONCAT_VECTORS  CONCAT_VECTORS(VECTOR0, VECTOR1, ...)  Given a number of values of vector type with the same length and element type, this produces a concatenated vector result value, with length equal to the sum of the lengths of the input vectors. If VECTOR0 is a fixedwidth vector, then VECTOR1..VECTORN must all be fixedwidth vectors. Similarly, if VECTOR0 is a scalable vector, then VECTOR1..VECTORN must all be scalable vectors. 
INSERT_SUBVECTOR  INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX)  Returns a vector with VECTOR2 inserted into VECTOR1. IDX represents the starting element number at which VECTOR2 will be inserted. IDX must be a constant multiple of T's known minimum vector length. Let the type of VECTOR2 be T, then if T is a scalable vector, IDX is first scaled by the runtime scaling factor of T. The elements of VECTOR1 starting at IDX are overwritten with VECTOR2. Elements IDX through (IDX + num_elements(T)  1) must be valid VECTOR1 indices. If this condition cannot be determined statically but is false at runtime, then the result vector is undefined. The IDX parameter must be a vector index constant type, which for most targets will be an integer pointer type. This operation supports inserting a fixedwidth vector into a scalable vector, but not the other way around. 
EXTRACT_SUBVECTOR  EXTRACT_SUBVECTOR(VECTOR, IDX)  Returns a subvector from VECTOR. Let the result type be T, then IDX represents the starting element number from which a subvector of type T is extracted. IDX must be a constant multiple of T's known minimum vector length. If T is a scalable vector, IDX is first scaled by the runtime scaling factor of T. Elements IDX through (IDX + num_elements(T)  1) must be valid VECTOR indices. If this condition cannot be determined statically but is false at runtime, then the result vector is undefined. The IDX parameter must be a vector index constant type, which for most targets will be an integer pointer type. This operation supports extracting a fixedwidth vector from a scalable vector, but not the other way around. 
VECTOR_REVERSE  VECTOR_REVERSE(VECTOR)  Returns a vector, of the same type as VECTOR, whose elements are shuffled using the following algorithm: RESULT[i] = VECTOR[VECTOR.ElementCount  1  i]. 
VECTOR_SHUFFLE  VECTOR_SHUFFLE(VEC1, VEC2)  Returns a vector, of the same type as VEC1/VEC2. A VECTOR_SHUFFLE node also contains an array of constant int values that indicate which value (or undef) each result element will get. These constant ints are accessible through the ShuffleVectorSDNode class. This is quite similar to the Altivec 'vperm' instruction, except that the indices must be constants and are in terms of the element size of VEC1/VEC2, not in terms of bytes. 
VECTOR_SPLICE  VECTOR_SPLICE(VEC1, VEC2, IMM)  Returns a subvector of the same type as VEC1/VEC2 from CONCAT_VECTORS(VEC1, VEC2), based on the IMM in two ways. Let the result type be T, if IMM is positive it represents the starting element number (an index) from which a subvector of type T is extracted from CONCAT_VECTORS(VEC1, VEC2). If IMM is negative it represents a count specifying the number of trailing elements to extract from VEC1, where the elements of T are selected using the following algorithm: RESULT[i] = CONCAT_VECTORS(VEC1,VEC2)[VEC1.ElementCount  ABS(IMM) + i] If IMM is not in the range [VL, VL1] the result vector is undefined. IMM is a constant integer. 
SCALAR_TO_VECTOR  SCALAR_TO_VECTOR(VAL)  This represents the operation of loading a scalar value into element 0 of the resultant vector type. The top elements 1 to N1 of the Nelement vector are undefined. The type of the operand must match the vector element type, except when they are integer types. In this case the operand is allowed to be wider than the vector element type, and is implicitly truncated to it. 
SPLAT_VECTOR  SPLAT_VECTOR(VAL)  Returns a vector with the scalar value VAL duplicated in all lanes. The type of the operand must match the vector element type, except when they are integer types. In this case the operand is allowed to be wider than the vector element type, and is implicitly truncated to it. 
SPLAT_VECTOR_PARTS  SPLAT_VECTOR_PARTS(SCALAR1, SCALAR2, ...)  Returns a vector with the scalar values joined together and then duplicated in all lanes. This represents a SPLAT_VECTOR that has had its scalar operand expanded. This allows representing a 64bit splat on a target with 32bit integers. The total width of the scalars must cover the element width. SCALAR1 contains the least significant bits of the value regardless of endianness and all scalars should have the same type. 
STEP_VECTOR  STEP_VECTOR(IMM)  Returns a scalable vector whose lanes are comprised of a linear sequence of unsigned values starting from 0 with a step of IMM, where IMM must be a TargetConstant with type equal to the vector element type. The arithmetic is performed modulo the bitwidth of the element. The operation does not support returning fixedwidth vectors or nonconstant operands. 
MULHU  MULHU/MULHS  Multiply high  Multiply two integers of type iN, producing an unsigned/signed value of type i[2*N], then return the top part. 
MULHS  
AVGFLOORS  AVGFLOORS/AVGFLOORU  Averaging add  Add two integers using an integer of type i[N+1], halving the result by shifting it one bit right. shr(add(ext(X), ext(Y)), 1) 
AVGFLOORU  
AVGCEILS  AVGCEILS/AVGCEILU  Rounding averaging add  Add two integers using an integer of type i[N+2], add 1 and halve the result by shifting it one bit right. shr(add(ext(X), ext(Y), 1), 1) 
AVGCEILU  
ABDS  
ABDU  
SMIN  [US]{MIN/MAX}  Binary minimum or maximum of signed or unsigned integers. 
SMAX  
UMIN  
UMAX  
AND  Bitwise operators  logical and, logical or, logical xor. 
OR  
XOR  
ABS  ABS  Determine the unsigned absolute value of a signed integer value of the same bitwidth. Note: A value of INT_MIN will return INT_MIN, no saturation or overflow is performed. 
SHL  Shift and rotation operations. After legalization, the type of the shift amount is known to be TLI.getShiftAmountTy(). Before legalization the shift amount can be any type, but care must be taken to ensure it is large enough. TLI.getShiftAmountTy() is i8 on some targets, but before legalization, types like i1024 can occur and i8 doesn't have enough bits to represent the shift amount. When the 1st operand is a vector, the shift amount must be in the same type. (TLI.getShiftAmountTy() will return the same type when the input type is a vector.) For rotates and funnel shifts, the shift amount is treated as an unsigned amount modulo the element size of the first operand. Funnel 'double' shifts take 3 operands, 2 inputs and the shift amount. fshl(X,Y,Z): (X << (Z % BW))  (Y >> (BW  (Z % BW))) fshr(X,Y,Z): (X << (BW  (Z % BW)))  (Y >> (Z % BW)) 
SRA  
SRL  
ROTL  
ROTR  
FSHL  
FSHR  
BSWAP  Byte Swap and Counting operators. 
CTTZ  
CTLZ  
CTPOP  
BITREVERSE  
PARITY  
CTTZ_ZERO_UNDEF  Bit counting operators with an undefined result for zero inputs. 
CTLZ_ZERO_UNDEF  
SELECT  Select(COND, TRUEVAL, FALSEVAL). If the type of the boolean COND is not i1 then the high bits must conform to getBooleanContents. 
VSELECT  Select with a vector condition (op #0) and two vector operands (ops #1 and #2), returning a vector result. All vectors have the same length. Much like the scalar select and setcc, each bit in the condition selects whether the corresponding result element is taken from op #1 or op #2. At first, the VSELECT condition is of vXi1 type. Later, targets may change the condition type in order to match the VSELECT node using a pattern. The condition follows the BooleanContent format of the target. 
SELECT_CC  Select with condition operator  This selects between a true value and a false value (ops #2 and #3) based on the boolean result of comparing the lhs and rhs (ops #0 and #1) of a conditional expression with the condition code in op #4, a CondCodeSDNode. 
SETCC  SetCC operator  This evaluates to a true value iff the condition is true. If the result value type is not i1 then the high bits conform to getBooleanContents. The operands to this are the left and right operands to compare (ops #0, and #1) and the condition code to compare them with (op #2) as a CondCodeSDNode. If the operands are vector types then the result type must also be a vector type. 
SETCCCARRY  Like SetCC, ops #0 and #1 are the LHS and RHS operands to compare, but op #2 is a boolean indicating if there is an incoming carry. This operator checks the result of "LHS  RHS  Carry", and can be used to compare two wide integers: (setcccarry lhshi rhshi (subcarry lhslo rhslo) cc). Only valid for integers. 
SHL_PARTS  SHL_PARTS/SRA_PARTS/SRL_PARTS  These operators are used for expanded integer shift operations. The operation ordering is: [Lo,Hi] = op [LoLHS,HiLHS], Amt 
SRA_PARTS  
SRL_PARTS  
SIGN_EXTEND  Conversion operators. These are all single input single output operations. For all of these, the result type must be strictly wider or narrower (depending on the operation) than the source type. SIGN_EXTEND  Used for integer types, replicating the sign bit into new bits. 
ZERO_EXTEND  ZERO_EXTEND  Used for integer types, zeroing the new bits. 
ANY_EXTEND  ANY_EXTEND  Used for integer types. The high bits are undefined. 
TRUNCATE  TRUNCATE  Completely drop the high bits. 
SINT_TO_FP  [SU]INT_TO_FP  These operators convert integers (whose interpreted sign depends on the first letter) to floating point. 
UINT_TO_FP  
SIGN_EXTEND_INREG  SIGN_EXTEND_INREG  This operator atomically performs a SHL/SRA pair to sign extend a small value in a large integer register (e.g. sign extending the low 8 bits of a 32bit register to fill the top 24 bits with the 7th bit). The size of the smaller type is indicated by the 1th operand, a ValueType node. 
ANY_EXTEND_VECTOR_INREG  ANY_EXTEND_VECTOR_INREG(Vector)  This operator represents an inregister anyextension of the low lanes of an integer vector. The result type must have fewer elements than the operand type, and those elements must be larger integer types such that the total size of the operand type is less than or equal to the size of the result type. Each of the low operand elements is anyextended into the corresponding, wider result elements with the high bits becoming undef. NOTE: The type legalizer prefers to make the operand and result size the same to allow expansion to shuffle vector during op legalization. 
SIGN_EXTEND_VECTOR_INREG  SIGN_EXTEND_VECTOR_INREG(Vector)  This operator represents an inregister signextension of the low lanes of an integer vector. The result type must have fewer elements than the operand type, and those elements must be larger integer types such that the total size of the operand type is less than or equal to the size of the result type. Each of the low operand elements is signextended into the corresponding, wider result elements. NOTE: The type legalizer prefers to make the operand and result size the same to allow expansion to shuffle vector during op legalization. 
ZERO_EXTEND_VECTOR_INREG  ZERO_EXTEND_VECTOR_INREG(Vector)  This operator represents an inregister zeroextension of the low lanes of an integer vector. The result type must have fewer elements than the operand type, and those elements must be larger integer types such that the total size of the operand type is less than or equal to the size of the result type. Each of the low operand elements is zeroextended into the corresponding, wider result elements. NOTE: The type legalizer prefers to make the operand and result size the same to allow expansion to shuffle vector during op legalization. 
FP_TO_SINT  FP_TO_[US]INT  Convert a floating point value to a signed or unsigned integer. These have the same semantics as fptosi and fptoui in IR. If the FP value cannot fit in the integer type, the results are undefined. 
FP_TO_UINT  
FP_TO_SINT_SAT  FP_TO_[US]INT_SAT  Convert floating point value in operand 0 to a signed or unsigned scalar integer type given in operand 1 with the following semantics:
The scalar width of the type given in operand 1 must be equal to, or smaller than, the scalar result type width. It may end up being smaller than the result width as a result of integer type legalization. After converting to the scalar integer type in operand 1, the value is extended to the result VT. FP_TO_SINT_SAT sign extends and FP_TO_UINT_SAT zero extends. 
FP_TO_UINT_SAT  
FP_ROUND  X = FP_ROUND(Y, TRUNC)  Rounding 'Y' from a larger floating point type down to the precision of the destination VT. TRUNC is a flag, which is always an integer that is zero or one. If TRUNC is 0, this is a normal rounding, if it is 1, this FP_ROUND is known to not change the value of Y. The TRUNC = 1 case is used in cases where we know that the value will not be modified by the node, because Y is not using any of the extra precision of source type. This allows certain transformations like FP_EXTEND(FP_ROUND(X,1)) > X which are not safe for FP_EXTEND(FP_ROUND(X,0)) because the extra bits aren't removed. 
FLT_ROUNDS_  Returns current rounding mode: 1 Undefined 0 Round to 0 1 Round to nearest, ties to even 2 Round to +inf 3 Round to inf 4 Round to nearest, ties to zero Result is rounding mode and chain. Input is a chain. TODO: Rename this node to GET_ROUNDING. 
SET_ROUNDING  Set rounding mode. The first operand is a chain pointer. The second specifies the required rounding mode, encoded in the same way as used in ' 
FP_EXTEND  X = FP_EXTEND(Y)  Extend a smaller FP type into a larger FP type. 
BITCAST  BITCAST  This operator converts between integer, vector and FP values, as if the value was stored to memory with one type and loaded from the same address with the other type (or equivalently for vector format conversions, etc). The source and result are required to have the same bit size (e.g. f32 <> i32). This can also be used for inttoint or fptofp conversions, but that is a noop, deleted by getNode(). This operator is subtly different from the bitcast instruction from LLVMIR since this node may change the bits in the register. For example, this occurs on bigendian NEON and bigendian MSA where the layout of the bits in the register depends on the vector type and this operator acts as a shuffle operation for some vector type combinations. 
ADDRSPACECAST  ADDRSPACECAST  This operator converts between pointers of different address spaces. 
FP16_TO_FP  FP16_TO_FP, FP_TO_FP16  These operators are used to perform promotions and truncation for halfprecision (16 bit) floating numbers. These nodes form a semisoftened interface for dealing with f16 (as an i16), which is often a storageonly type but has native conversions. 
FP_TO_FP16  
STRICT_FP16_TO_FP  
STRICT_FP_TO_FP16  
BF16_TO_FP  BF16_TO_FP, FP_TO_BF16  These operators are used to perform promotions and truncation for bfloat16. These nodes form a semisoftened interface for dealing with bf16 (as an i16), which is often a storageonly type but has native conversions. 
FP_TO_BF16  
FNEG  Perform various unary floatingpoint operations inspired by libm. For FPOWI, the result is undefined if if the integer operand doesn't fit into sizeof(int). 
FABS  
FSQRT  
FCBRT  
FSIN  
FCOS  
FPOWI  
FPOW  
FLOG  
FLOG2  
FLOG10  
FEXP  
FEXP2  
FCEIL  
FTRUNC  
FRINT  
FNEARBYINT  
FROUND  
FROUNDEVEN  
FFLOOR  
LROUND  
LLROUND  
LRINT  
LLRINT  
FMINNUM  FMINNUM/FMAXNUM  Perform floatingpoint minimum or maximum on two values. In the case where a single input is a NaN (either signaling or quiet), the nonNaN input is returned. The return value of (FMINNUM 0.0, 0.0) could be either 0.0 or 0.0. 
FMAXNUM  
FMINNUM_IEEE  FMINNUM_IEEE/FMAXNUM_IEEE  Perform floatingpoint minimum or maximum on two values, following the IEEE754 2008 definition. This differs from FMINNUM/FMAXNUM in the handling of signaling NaNs. If one input is a signaling NaN, returns a quiet NaN. 
FMAXNUM_IEEE  
FMINIMUM  FMINIMUM/FMAXIMUM  NaNpropagating minimum/maximum that also treat 0.0 as less than 0.0. While FMINNUM_IEEE/FMAXNUM_IEEE follow IEEE 7542008 semantics, FMINIMUM/FMAXIMUM follow IEEE 7542018 draft semantics. 
FMAXIMUM  
FSINCOS  FSINCOS  Compute both fsin and fcos as a single operation. 
LOAD  LOAD and STORE have token chains as their first operand, then the same operands as an LLVM load/store instruction, then an offset node that is added / subtracted from the base pointer to form the address (for indexed memory ops). 
STORE  
DYNAMIC_STACKALLOC  DYNAMIC_STACKALLOC  Allocate some number of bytes on the stack aligned to a specified boundary. This node always has two return values: a new stack pointer value and a chain. The first operand is the token chain, the second is the number of bytes to allocate, and the third is the alignment boundary. The size is guaranteed to be a multiple of the stack alignment, and the alignment is guaranteed to be bigger than the stack alignment (if required) or 0 to get standard stack alignment. 
BR  Control flow instructions. These all have token chains. BR  Unconditional branch. The first operand is the chain operand, the second is the MBB to branch to. 
BRIND  BRIND  Indirect branch. The first operand is the chain, the second is the value to branch to, which must be of the same type as the target's pointer type. 
BR_JT  BR_JT  Jumptable branch. The first operand is the chain, the second is the jumptable index, the last one is the jumptable entry index. 
BRCOND  BRCOND  Conditional branch. The first operand is the chain, the second is the condition, the third is the block to branch to if the condition is true. If the type of the condition is not i1, then the high bits must conform to getBooleanContents. If the condition is undef, it nondeterministically jumps to the block. TODO: Its semantics w.r.t undef requires further discussion; we need to make it sure that it is consistent with optimizations in MIR & the meaning of IMPLICIT_DEF. See https://reviews.llvm.org/D92015 
BR_CC  BR_CC  Conditional branch. The behavior is like that of SELECT_CC, in that the condition is represented as condition code, and two nodes to compare, rather than as a combined SetCC node. The operands in order are chain, cc, lhs, rhs, block to branch to if condition is true. If condition is undef, it nondeterministically jumps to the block. 
INLINEASM  INLINEASM  Represents an inline asm block. This node always has two return values: a chain and a flag result. The inputs are as follows: Operand #0 : Input chain. Operand #1 : a ExternalSymbolSDNode with a pointer to the asm string. Operand #2 : a MDNodeSDNode with the !srcloc metadata. Operand #3 : HasSideEffect, IsAlignStack bits. After this, it is followed by a list of operands with this format: ConstantSDNode: Flags that encode whether it is a mem or not, the of operands that follow, etc. See InlineAsm.h. ... however many operands ... Operand #last: Optional, an incoming flag. The variable width operands are required to represent target addressing modes as a single "operand", even though they may have multiple SDOperands. 
INLINEASM_BR  INLINEASM_BR  Branching version of inline asm. Used by asmgoto. 
EH_LABEL  EH_LABEL  Represents a label in mid basic block used to track locations needed for debug and exception handling tables. These nodes take a chain as input and return a chain. 
ANNOTATION_LABEL  ANNOTATION_LABEL  Represents a mid basic block label used by annotations. This should remain within the basic block and be ordered with respect to other call instructions, but loads and stores may float past it. 
CATCHRET  CATCHRET  Represents a return from a catch block funclet. Used for MSVC compatible exception handling. Takes a chain operand and a destination basic block operand. 
CLEANUPRET  CLEANUPRET  Represents a return from a cleanup block funclet. Used for MSVC compatible exception handling. Takes only a chain operand. 
STACKSAVE  STACKSAVE  STACKSAVE has one operand, an input chain. It produces a value, the same type as the pointer type for the system, and an output chain. 
STACKRESTORE  STACKRESTORE has two operands, an input chain and a pointer to restore to it returns an output chain. 
CALLSEQ_START  CALLSEQ_START/CALLSEQ_END  These operators mark the beginning and end of a call sequence, and carry arbitrary information that target might want to know. The first operand is a chain, the rest are specified by the target and not touched by the DAG optimizers. Targets that may use stack to pass call arguments define additional operands:

CALLSEQ_END  
VAARG  VAARG  VAARG has four operands: an input chain, a pointer, a SRCVALUE, and the alignment. It returns a pair of values: the vaarg value and a new chain. 
VACOPY  VACOPY  VACOPY has 5 operands: an input chain, a destination pointer, a source pointer, a SRCVALUE for the destination, and a SRCVALUE for the source. 
VAEND  VAEND, VASTART  VAEND and VASTART have three operands: an input chain, pointer, and a SRCVALUE. 
VASTART  
PREALLOCATED_SETUP  
PREALLOCATED_ARG  
SRCVALUE  SRCVALUE  This is a node type that holds a Value* that is used to make reference to a value in the LLVM IR. 
MDNODE_SDNODE  MDNODE_SDNODE  This is a node that holdes an MDNode*, which is used to reference metadata in the IR. 
PCMARKER  PCMARKER  This corresponds to the pcmarker intrinsic. 
READCYCLECOUNTER  READCYCLECOUNTER  This corresponds to the readcyclecounter intrinsic. It produces a chain and one i64 value. The only operand is a chain. If i64 is not legal, the result will be expanded into smaller values. Still, it returns an i64, so targets should set legality for i64. The result is the content of the architecturespecific cycle counterlike register (or other high accuracy low latency clock source). 
HANDLENODE  HANDLENODE node  Used as a handle for various purposes. 
INIT_TRAMPOLINE  INIT_TRAMPOLINE  This corresponds to the init_trampoline intrinsic. It takes as input a token chain, the pointer to the trampoline, the pointer to the nested function, the pointer to pass for the 'nest' parameter, a SRCVALUE for the trampoline and another for the nested function (allowing targets to access the original Function*). It produces a token chain as output. 
ADJUST_TRAMPOLINE  ADJUST_TRAMPOLINE  This corresponds to the adjust_trampoline intrinsic. It takes a pointer to the trampoline and produces a (possibly) new pointer to the same trampoline with platformspecific adjustments applied. The pointer it returns points to an executable block of code. 
TRAP  TRAP  Trapping instruction. 
DEBUGTRAP  DEBUGTRAP  Trap intended to get the attention of a debugger. 
UBSANTRAP  UBSANTRAP  Trap with an immediate describing the kind of sanitizer failure. 
PREFETCH  PREFETCH  This corresponds to a prefetch intrinsic. The first operand is the chain. The other operands are the address to prefetch, read / write specifier, locality specifier and instruction / data cache specifier. 
ARITH_FENCE  ARITH_FENCE  This corresponds to a arithmetic fence intrinsic. Both its operand and output are the same floating type. 
ATOMIC_FENCE  OUTCHAIN = ATOMIC_FENCE(INCHAIN, ordering, scope) This corresponds to the fence instruction. It takes an input chain, and two integer constants: an AtomicOrdering and a SynchronizationScope. 
ATOMIC_LOAD  Val, OUTCHAIN = ATOMIC_LOAD(INCHAIN, ptr) This corresponds to "load atomic" instruction. 
ATOMIC_STORE  OUTCHAIN = ATOMIC_STORE(INCHAIN, ptr, val) This corresponds to "store atomic" instruction. 
ATOMIC_CMP_SWAP  Val, OUTCHAIN = ATOMIC_CMP_SWAP(INCHAIN, ptr, cmp, swap) For doubleword atomic operations: ValLo, ValHi, OUTCHAIN = ATOMIC_CMP_SWAP(INCHAIN, ptr, cmpLo, cmpHi, swapLo, swapHi) This corresponds to the cmpxchg instruction. 
ATOMIC_CMP_SWAP_WITH_SUCCESS  Val, Success, OUTCHAIN = ATOMIC_CMP_SWAP_WITH_SUCCESS(INCHAIN, ptr, cmp, swap) N.b. this is still a strong cmpxchg operation, so Success == "Val == cmp". 
ATOMIC_SWAP  Val, OUTCHAIN = ATOMIC_SWAP(INCHAIN, ptr, amt) Val, OUTCHAIN = ATOMIC_LOAD_[OpName](INCHAIN, ptr, amt) For doubleword atomic operations: ValLo, ValHi, OUTCHAIN = ATOMIC_SWAP(INCHAIN, ptr, amtLo, amtHi) ValLo, ValHi, OUTCHAIN = ATOMIC_LOAD_[OpName](INCHAIN, ptr, amtLo, amtHi) These correspond to the atomicrmw instruction. 
ATOMIC_LOAD_ADD  
ATOMIC_LOAD_SUB  
ATOMIC_LOAD_AND  
ATOMIC_LOAD_CLR  
ATOMIC_LOAD_OR  
ATOMIC_LOAD_XOR  
ATOMIC_LOAD_NAND  
ATOMIC_LOAD_MIN  
ATOMIC_LOAD_MAX  
ATOMIC_LOAD_UMIN  
ATOMIC_LOAD_UMAX  
ATOMIC_LOAD_FADD  
ATOMIC_LOAD_FSUB  
ATOMIC_LOAD_FMAX  
ATOMIC_LOAD_FMIN  
MLOAD  
MSTORE  
MGATHER  
MSCATTER  
LIFETIME_START  This corresponds to the llvm.lifetime.

LIFETIME_END  
GC_TRANSITION_START  GC_TRANSITION_START/GC_TRANSITION_END  These operators mark the beginning and end of GC transition sequence, and carry arbitrary information that target might need for lowering. The first operand is a chain, the rest are specified by the target and not touched by the DAG optimizers. GC_TRANSITION_START..GC_TRANSITION_END pairs may not be nested. 
GC_TRANSITION_END  
GET_DYNAMIC_AREA_OFFSET  GET_DYNAMIC_AREA_OFFSET  get offset from native SP to the address of the most recent dynamic alloca. For most targets that would be 0, but for some others (e.g. PowerPC, PowerPC64) that would be compiletime known nonzero constant. The only operand here is the chain. 
PSEUDO_PROBE  Pseudo probe for AutoFDO, as a place holder in a basic block to improve the sample counts quality. 
VSCALE  VSCALE(IMM)  Returns the runtime scaling factor used to calculate the number of elements within a scalable vector. IMM is a constant integer multiplier that is applied to the runtime value. 
VECREDUCE_SEQ_FADD  Generic reduction nodes. These nodes represent horizontal vector reduction operations, producing a scalar result. The SEQ variants perform reductions in sequential order. The first operand is an initial scalar accumulator value, and the second operand is the vector to reduce. E.g. RES = VECREDUCE_SEQ_FADD f32 ACC, <4 x f32> SRC_VEC ... is equivalent to RES = (((ACC + SRC_VEC[0]) + SRC_VEC[1]) + SRC_VEC[2]) + SRC_VEC[3] 
VECREDUCE_SEQ_FMUL  
VECREDUCE_FADD  These reductions have relaxed evaluation order semantics, and have a single vector operand. The order of evaluation is unspecified. For powof2 vectors, one valid legalizer expansion is to use a tree reduction, i.e.: For RES = VECREDUCE_FADD <8 x f16> SRC_VEC PART_RDX = FADD SRC_VEC[0:3], SRC_VEC[4:7] PART_RDX2 = FADD PART_RDX[0:1], PART_RDX[2:3] RES = FADD PART_RDX2[0], PART_RDX2[1] For nonpow2 vectors, this can be computed by extracting each element and performing the operation as if it were scalarized. 
VECREDUCE_FMUL  
VECREDUCE_FMAX  FMIN/FMAX nodes can have flags, for NaN/NoNaN variants. 
VECREDUCE_FMIN  
VECREDUCE_ADD  Integer reductions may have a result type larger than the vector element type. However, the reduction is performed using the vector element type and the value in the top bits is unspecified. 
VECREDUCE_MUL  
VECREDUCE_AND  
VECREDUCE_OR  
VECREDUCE_XOR  
VECREDUCE_SMAX  
VECREDUCE_SMIN  
VECREDUCE_UMAX  
VECREDUCE_UMIN  
STACKMAP  
PATCHPOINT  
BUILTIN_OP_END  BUILTIN_OP_END  This must be the last enum value in this list. The targetspecific preisel opcode values start here. 
Definition at line 40 of file ISDOpcodes.h.
Return true if the node has at least one operand and all operands of the specified node are ISD::UNDEF.
Definition at line 332 of file SelectionDAG.cpp.
References llvm::all_of(), and N.
ISD::NodeType llvm::ISD::getExtForLoadExtType  (  bool  IsFP, 
ISD::LoadExtType  ExtType  
) 
Definition at line 518 of file SelectionDAG.cpp.
References ANY_EXTEND, EXTLOAD, FP_EXTEND, llvm_unreachable, SEXTLOAD, SIGN_EXTEND, ZERO_EXTEND, and ZEXTLOAD.
Referenced by llvm::TargetLowering::scalarizeVectorLoad().
ISD::CondCode llvm::ISD::getSetCCAndOperation  (  ISD::CondCode  Op1, 
ISD::CondCode  Op2,  
EVT  Type  
) 
Return the result of a logical AND between different comparisons of identical values: ((X op1 Y) & (X op2 Y)).
This function returns SETCC_INVALID if it is not possible to represent the resultant comparison.
Definition at line 605 of file SelectionDAG.cpp.
References isSignedOp(), SETCC_INVALID, SETEQ, SETFALSE, SETOEQ, SETOGT, SETOLT, SETUEQ, SETUGT, SETULT, and SETUO.
ISD::CondCode llvm::ISD::getSetCCInverse  (  ISD::CondCode  Op, 
EVT  Type  
) 
Return the operation corresponding to !(X op Y), where 'op' is a valid SetCC operation.
Definition at line 556 of file SelectionDAG.cpp.
References getSetCCInverseImpl().
Referenced by changeVectorFPCCToAArch64CC(), combine_CC(), combineSubOfBoolean(), combineVSelectWithAllOnesOrZeros(), emitConjunctionRec(), getVectorComparisonOrInvert(), llvm::TargetLowering::LegalizeSetCCCondCode(), llvm::R600TargetLowering::PerformDAGCombine(), PerformHWLoopCombine(), llvm::AMDGPUTargetLowering::performSelectCombine(), performSELECTCombine(), performSetccAddFolding(), llvm::TargetLowering::SimplifySetCC(), simplifySetCCWithCTPOP(), llvm::TargetLowering::softenSetCCOperands(), tryDemorganOfBooleanCondition(), and trySwapVSelectOperands().
ISD::CondCode llvm::ISD::getSetCCOrOperation  (  ISD::CondCode  Op1, 
ISD::CondCode  Op2,  
EVT  Type  
) 
Return the result of a logical OR between different comparisons of identical values: ((X op1 Y)  (X op2 Y)).
This function returns SETCC_INVALID if it is not possible to represent the resultant comparison.
Definition at line 584 of file SelectionDAG.cpp.
References isSignedOp(), SETCC_INVALID, SETNE, SETTRUE2, and SETUNE.
ISD::CondCode llvm::ISD::getSetCCSwappedOperands  (  ISD::CondCode  Operation  ) 
Return the operation corresponding to (Y op X) when given the operation for (X op Y).
Definition at line 533 of file SelectionDAG.cpp.
References Operation.
Referenced by combineSetCC(), llvm::SelectionDAG::FoldSetCC(), getAArch64Cmp(), llvm::TargetLowering::LegalizeSetCCCondCode(), LowerIntVSETCC_AVX512(), llvm::RISCVTargetLowering::LowerOperation(), NegateCC(), llvm::TargetLowering::SimplifySetCC(), TranslateM68kCC(), translateSetCCForBranch(), and TranslateX86CC().

inline 
This function returns 0 if the condition is always false if an operand is a NaN, 1 if the condition is always true if the operand is a NaN, and 2 if the condition is undefined if the operand is a NaN.
Definition at line 1481 of file ISDOpcodes.h.
References Cond.
Referenced by llvm::SelectionDAG::FoldSetCC(), and llvm::TargetLowering::SimplifySetCC().
ISD::NodeType llvm::ISD::getVecReduceBaseOpcode  (  unsigned  VecReduceOpcode  ) 
Get underlying scalar opcode for VECREDUCE opcode.
For example ISD::AND for ISD::VECREDUCE_AND.
Definition at line 409 of file SelectionDAG.cpp.
References ADD, AND, FADD, FMAXNUM, FMINNUM, FMUL, llvm_unreachable, MUL, OR, SMAX, SMIN, UMAX, UMIN, VECREDUCE_ADD, VECREDUCE_AND, VECREDUCE_FADD, VECREDUCE_FMAX, VECREDUCE_FMIN, VECREDUCE_FMUL, VECREDUCE_MUL, VECREDUCE_OR, VECREDUCE_SEQ_FADD, VECREDUCE_SEQ_FMUL, VECREDUCE_SMAX, VECREDUCE_SMIN, VECREDUCE_UMAX, VECREDUCE_UMIN, VECREDUCE_XOR, and XOR.
Referenced by getRVVFPReductionOpAndOperands().
Optional< unsigned > llvm::ISD::getVPExplicitVectorLengthIdx  (  unsigned  Opcode  ) 
The operand position of the explicit vector length parameter.
Definition at line 507 of file SelectionDAG.cpp.
References llvm::None.
Referenced by llvm::getAVLPos(), and llvm::VETargetLowering::lowerToVVP().
Optional< unsigned > llvm::ISD::getVPMaskIdx  (  unsigned  Opcode  ) 
The operand position of the vector mask.
Definition at line 495 of file SelectionDAG.cpp.
References llvm::None.
Referenced by llvm::getMaskPos(), and llvm::VETargetLowering::lowerToVVP().

inline 
Whether this is bitwise logic opcode.
Definition at line 1322 of file ISDOpcodes.h.
Return true if the specified node is a BUILD_VECTOR where all of the elements are ~0 or undef.
Definition at line 261 of file SelectionDAG.cpp.
References isConstantSplatVectorAllOnes(), and N.
Referenced by canonicalizeShuffleWithBinOps(), combineEXTRACT_SUBVECTOR(), combineFAndFNotToFAndn(), combineMOVMSK(), combinePTESTCC(), combineSelect(), combineVectorShiftImm(), combineVSelectWithAllOnesOrZeros(), combineX86ShufflesRecursively(), combineXor(), convertFixedMaskToScalableVector(), foldVectorXorShiftIntoCmp(), getAVX2GatherNode(), getGatherNode(), IsNOT(), lowerBUILD_VECTOR(), LowerBUILD_VECTORvXi1(), LowerVSETCC(), materializeVectorConstant(), performXORCombine(), and tryCombineToBSL().
Return true if the specified node is a BUILD_VECTOR where all of the elements are 0 or undef.
Definition at line 265 of file SelectionDAG.cpp.
References isConstantSplatVectorAllZeros(), and N.
Referenced by adjustBitcastSrcVectorSSE1(), canonicalizeShuffleWithBinOps(), combineAndnp(), combineBitcast(), combineBitcastvxi1(), combineConcatVectorOps(), combineEXTRACT_SUBVECTOR(), combineFaddCFmul(), combineINSERT_SUBVECTOR(), combineKSHIFT(), combineLogicBlendIntoConditionalNegate(), combineMaskedLoadConstantMask(), combineMOVMSK(), combinePMULDQ(), combineSelect(), combineSetCC(), combineShuffleOfScalars(), combineVectorShiftImm(), combineVectorShiftVar(), combineVPMADD(), combineVSelectWithAllOnesOrZeros(), computeZeroableShuffleElements(), EltsFromConsecutiveLoads(), ExtendToType(), getFauxShuffleMask(), insert1BitVector(), isNullFPScalarOrVectorConst(), isZeroVector(), LowerAVXCONCAT_VECTORS(), lowerBUILD_VECTOR(), LowerBUILD_VECTORvXi1(), LowerCONCAT_VECTORSvXi1(), LowerMLOAD(), lowerShuffleAsPermuteAndUnpack(), lowerV2X128Shuffle(), lowerVECTOR_SHUFFLE(), LowerVSETCC(), matchShuffleAsBlend(), materializeVectorConstant(), llvm::PPCTargetLowering::PerformDAGCombine(), PerformVECREDUCE_ADDCombine(), llvm::TargetLowering::SimplifyDemandedBits(), llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode(), llvm::TargetLowering::SimplifyMultipleUseDemandedBits(), llvm::X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode(), and tryCombineToBSL().
Return true if the specified node is a BUILD_VECTOR node of all ConstantFPSDNode or undef.
Definition at line 282 of file SelectionDAG.cpp.
References BUILD_VECTOR, and N.
Referenced by canonicalizeShuffleWithBinOps(), ExtendToType(), isAnyConstantBuildVector(), and llvm::SelectionDAG::isConstantFPBuildVectorOrConstantFP().
Return true if the specified node is a BUILD_VECTOR node of all ConstantSDNode or undef.
Definition at line 269 of file SelectionDAG.cpp.
References BUILD_VECTOR, and N.
Referenced by canonicalizeShuffleWithBinOps(), combineBitcast(), combineCastedMaskArithmetic(), combineMaskedLoadConstantMask(), combineMulToPMADDWD(), combineSelect(), combineStore(), combineTruncatedArithmetic(), combineVSelectToBLENDV(), combinevXi1ConstantToInteger(), ExtendToType(), llvm::SelectionDAG::getNode(), getTargetVShiftByConstNode(), getVectorShuffle(), llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt(), isSETCCorConvertedSETCC(), llvm::SelectionDAG::isUndef(), lowerBUILD_VECTOR(), LowerFunnelShift(), LowerMUL(), LowerRotate(), LowerShift(), lowerVSELECTtoVectorShuffle(), LowervXi8MulWithUNPCK(), PromoteMaskArithmetic(), llvm::TargetLowering::SimplifyDemandedBits(), llvm::X86TargetLowering::targetShrinkDemandedConstant(), and tryToFoldExtendOfConstant().
Node predicates.
If N is a BUILD_VECTOR or SPLAT_VECTOR node whose elements are all the same constant or undefined, return true and return the constant value in SplatValue
.
Definition at line 140 of file SelectionDAG.cpp.
References N, SPLAT_VECTOR, and llvm::APInt::trunc().
Referenced by combineAndMaskToShift(), combinePMULH(), combineShiftToPMULH(), llvm::X86TargetLowering::decomposeMulByConstant(), detectSSatPattern(), detectUSatPattern(), llvm::SelectionDAG::FoldConstantArithmetic(), isConstantSplatVectorAllOnes(), isConstantSplatVectorAllZeros(), isConstantSplatVectorMaskForType(), LowerVSETCC(), PerformMinMaxCombine(), performMulVectorCmpZeroCombine(), performVSelectCombine(), llvm::X86TargetLowering::ReplaceNodeResults(), scalarizeExtractedBinop(), and tryToWidenSetCCOperands().
Return true if the specified node is a BUILD_VECTOR or SPLAT_VECTOR where all of the elements are ~0 or undef.
If BuildVectorOnly
is set to true, it only checks BUILD_VECTOR.
Definition at line 170 of file SelectionDAG.cpp.
References BITCAST, BUILD_VECTOR, llvm::numbers::e, i, llvm::APInt::isAllOnes(), isConstantSplatVector(), N, and SPLAT_VECTOR.
Referenced by isAllActivePredicate(), isBuildVectorAllOnes(), isZeroingInactiveLanes(), performVSelectCombine(), and llvm::SelectionDAGISel::SelectCodeCommon().
Return true if the specified node is a BUILD_VECTOR or SPLAT_VECTOR where all of the elements are 0 or undef.
If BuildVectorOnly
is set to true, it only checks BUILD_VECTOR.
Definition at line 219 of file SelectionDAG.cpp.
References BITCAST, BUILD_VECTOR, isConstantSplatVector(), llvm::APInt::isZero(), N, and SPLAT_VECTOR.
Referenced by isAllInactivePredicate(), isBuildVectorAllZeros(), isCheapToExtend(), isZerosVector(), removeRedundantInsertVectorElt(), and llvm::SelectionDAGISel::SelectCodeCommon().
Returns true if the specified node is a EXTLOAD.
Definition at line 3056 of file SelectionDAGNodes.h.
Referenced by combineTargetShuffle(), isFloatingPointZero(), isValidSplatLoad(), and tryToFoldExtOfExtload().

inline 
Definition at line 1489 of file ISDOpcodes.h.
References ANY_EXTEND, SIGN_EXTEND, and ZERO_EXTEND.
Return true if the specified node is FREEZE(UNDEF).
Definition at line 341 of file SelectionDAG.cpp.
Referenced by LowerAVXCONCAT_VECTORS().

inline 
Definition at line 1390 of file ISDOpcodes.h.
References SIGNED_SCALED.
Referenced by llvm::VPGatherScatterSDNode::isIndexSigned(), llvm::MaskedGatherScatterSDNode::isIndexSigned(), and refineIndexType().

inline 
Return true if this is a setcc instruction that performs an equality comparison when used with integer operands.
Definition at line 1469 of file ISDOpcodes.h.
Referenced by combine_CC(), combineSubOfBoolean(), llvm::RISCVTargetLowering::PerformDAGCombine(), performSETCCCombine(), translateSetCCForBranch(), tryDemorganOfBooleanCondition(), and tryToWidenSetCCOperands().
Returns true if the specified node is a nonextending load.
Definition at line 3050 of file SelectionDAGNodes.h.
References N, and NON_EXTLOAD.
Referenced by llvm::SelectionDAG::computeKnownBits(), findEltLoadSrc(), isFloatingPointZero(), isShuffleFoldableLoad(), isValidSplatLoad(), llvm::PPCTargetLowering::PerformDAGCombine(), llvm::RISCVTargetLowering::ReplaceNodeResults(), TranslateM68kCC(), TranslateX86CC(), and tryToFoldExtOfLoad().
Returns true if the specified node is a nonextending and unindexed load.
Definition at line 3043 of file SelectionDAGNodes.h.
References llvm::LSBaseSDNode::getAddressingMode(), llvm::LoadSDNode::getExtensionType(), N, NON_EXTLOAD, and UNINDEXED.
Referenced by adjustBitcastSrcVectorSSE1(), canChangeToInt(), CheckForMaskedLoad(), combineConcatVectorOps(), combineCVTP2I_CVTTP2I(), combineCVTPH2PS(), combineEXTEND_VECTOR_INREG(), combineExtractVectorElt(), combineMOVDQ2Q(), combineSignExtendInReg(), combineSIntToFP(), combineStore(), combineTargetShuffle(), combineX86INT_TO_FP(), getNormalLoadInput(), llvm::RISCVTargetLowering::getTargetConstantFromLoad(), getTargetConstantFromNode(), hasNormalLoadOperand(), isFusableLoadOpStorePattern(), LowerAsSplatVectorLoad(), lowerBuildVectorAsBroadcast(), lowerShuffleAsBlend(), lowerShuffleAsBroadcast(), lowerVECTOR_SHUFFLE(), llvm::X86::mayFoldLoad(), llvm::PPCTargetLowering::PerformDAGCombine(), performFPExtendCombine(), PerformInsertEltCombine(), performIntToFpCombine(), llvm::AMDGPUTargetLowering::performLoadCombine(), PerformLOADCombine(), PerformVMOVrhCombine(), and PerformVMOVRRDCombine().
Returns true if the specified node is a nontruncating and unindexed store.
Definition at line 3081 of file SelectionDAGNodes.h.
References llvm::LSBaseSDNode::getAddressingMode(), llvm::StoreSDNode::isTruncatingStore(), N, and UNINDEXED.
Referenced by llvm::X86TargetLowering::IsDesirableToPromoteOp(), isFusableLoadOpStorePattern(), llvm::X86::mayFoldIntoStore(), llvm::PPCTargetLowering::PerformDAGCombine(), llvm::AMDGPUTargetLowering::performStoreCombine(), and PerformSTORECombine().

inline 
Returns true if the specified node is a SEXTLOAD.
Definition at line 3062 of file SelectionDAGNodes.h.
Referenced by getARMIndexedAddressParts(), llvm::ARMTargetLowering::getPostIndexedAddressParts(), llvm::ARMTargetLowering::getPreIndexedAddressParts(), isSignExtended(), isValidSplatLoad(), SkipExtensionForVMULL(), and tryToFoldExtOfExtload().

inline 
Return true if this is a setcc instruction that performs a signed comparison when used with integer operands.
Definition at line 1457 of file ISDOpcodes.h.
References SETGE, SETGT, SETLE, and SETLT.
Referenced by combineSetCC(), ExtendUsesToFormExtLoad(), performSignExtendSetCCCombine(), llvm::TargetLowering::SimplifySetCC(), and tryToWidenSetCCOperands().

inline 
Return true if the specified condition returns true if the two operands to the condition are equal.
Note that if one of the two operands is a NaN, this value is meaningless.
Definition at line 1476 of file ISDOpcodes.h.
References Cond.
Referenced by llvm::SelectionDAG::FoldSetCC(), LowerVSETCC(), and llvm::TargetLowering::SimplifySetCC().
Returns true if the specified node is an unindexed load.
Definition at line 3074 of file SelectionDAGNodes.h.
Referenced by combineTargetShuffle(), isValidSplatLoad(), tryToFoldExtOfExtload(), and tryToFoldExtOfLoad().
Returns true if the specified node is an unindexed store.
Definition at line 3088 of file SelectionDAGNodes.h.

inline 
Return true if this is a setcc instruction that performs an unsigned comparison when used with integer operands.
Definition at line 1463 of file ISDOpcodes.h.
References SETUGE, SETUGT, SETULE, and SETULT.
Referenced by combineExtSetcc(), emitComparison(), LowerVSETCC(), and tryToWidenSetCCOperands().
Returns true if the specified node is a vector where all elements can be truncated to the specified element size without a loss in meaning.
Definition at line 295 of file SelectionDAG.cpp.
References assert(), BUILD_VECTOR, N, SIGN_EXTEND, Signed, llvm::APInt::trunc(), and ZERO_EXTEND.
Referenced by findMoreOptimalIndexType().
bool llvm::ISD::isVPBinaryOp  (  unsigned  Opcode  ) 
Whether this is a vectorpredicated binary operation opcode.
Definition at line 470 of file SelectionDAG.cpp.
bool llvm::ISD::isVPOpcode  (  unsigned  Opcode  ) 
Whether this is a vectorpredicated Opcode.
Definition at line 459 of file SelectionDAG.cpp.
Referenced by llvm::SDNode::isVPOpcode(), llvm::VETargetLowering::LowerOperation(), and llvm::VETargetLowering::lowerToVVP().
bool llvm::ISD::isVPReduction  (  unsigned  Opcode  ) 
Whether this is a vectorpredicated reduction opcode.
Definition at line 482 of file SelectionDAG.cpp.
Referenced by llvm::hasReductionStartParam().
Returns true if the specified node is a ZEXTLOAD.
Definition at line 3068 of file SelectionDAGNodes.h.
Referenced by llvm::SelectionDAG::computeKnownBits(), isValidSplatLoad(), isZeroExtended(), llvm::TargetLowering::SimplifyDemandedBits(), SkipExtensionForVMULL(), and tryToFoldExtOfExtload().
bool llvm::ISD::matchBinaryPredicate  (  SDValue  LHS, 
SDValue  RHS,  
std::function< bool(ConstantSDNode *, ConstantSDNode *)>  Match,  
bool  AllowUndefs = false , 

bool  AllowTypeMismatch = false 

) 
Attempt to match a binary predicate against a pair of scalar/splat constants or every element of a pair of constant BUILD_VECTORs.
If AllowUndef is true, then UNDEF elements will pass nullptr to Match. If AllowTypeMismatch is true then RetType + ArgTypes don't need to match.
Definition at line 372 of file SelectionDAG.cpp.
References BUILD_VECTOR, llvm::numbers::e, llvm::SDValue::getValueType(), i, llvm::SDValue::isUndef(), LHS, llvm::Match, RHS, and SPLAT_VECTOR.
bool llvm::ISD::matchUnaryPredicate  (  SDValue  Op, 
std::function< bool(ConstantSDNode *)>  Match,  
bool  AllowUndefs = false 

) 
Attempt to match a unary predicate against a scalar/splat constant or every element of a constant BUILD_VECTOR.
If AllowUndef is true, then UNDEF elements will pass nullptr to Match.
Definition at line 345 of file SelectionDAG.cpp.
References BUILD_VECTOR, llvm::numbers::e, i, llvm::Match, and SPLAT_VECTOR.
Referenced by BuildExactSDIV(), llvm::TargetLowering::BuildSDIV(), llvm::TargetLowering::BuildUDIV(), combineSelect(), detectAVGPattern(), isDivisorPowerOfTwo(), llvm::SelectionDAG::isKnownNeverZero(), isNonZeroModBitWidthOrUndef(), and llvm::SelectionDAG::simplifyShift().

static 
FIRST_TARGET_MEMORY_OPCODE  Targetspecific preisel operations which do not reference a specific memory location should be less than this value.
Those that do must not be less than this value, and can be used with SelectionDAG::getMemIntrinsicNode.
Definition at line 1319 of file ISDOpcodes.h.
Referenced by llvm::SelectionDAG::getMemIntrinsicNode(), and llvm::SDNode::isTargetMemoryOpcode().

static 
FIRST_TARGET_STRICTFP_OPCODE  Targetspecific preisel operations which cannot raise FP exceptions should be less than this value.
Those that do must not be less than this value.
Definition at line 1313 of file ISDOpcodes.h.
Referenced by llvm::SDNode::isTargetStrictFPOpcode().
Definition at line 1375 of file ISDOpcodes.h.
Referenced by llvm::AArch64TargetLowering::AArch64TargetLowering(), llvm::ARMTargetLowering::ARMTargetLowering(), and llvm::TargetLoweringBase::initActions().
Definition at line 1406 of file ISDOpcodes.h.
Referenced by llvm::TargetLoweringBase::getLoadExtAction(), and llvm::TargetLoweringBase::setLoadExtAction().

static 
Definition at line 1388 of file ISDOpcodes.h.