LLVM  15.0.0git
AArch64MCTargetDesc.h
Go to the documentation of this file.
1 //===-- AArch64MCTargetDesc.h - AArch64 Target Descriptions -----*- C++ -*-===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 //
9 // This file provides AArch64 specific target descriptions.
10 //
11 //===----------------------------------------------------------------------===//
12 
13 #ifndef LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64MCTARGETDESC_H
14 #define LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64MCTARGETDESC_H
15 
16 #include "llvm/MC/MCInstrDesc.h"
17 #include "llvm/Support/DataTypes.h"
18 
19 #include <memory>
20 
21 namespace llvm {
22 class formatted_raw_ostream;
23 class MCAsmBackend;
24 class MCCodeEmitter;
25 class MCContext;
26 class MCInst;
27 class MCInstrInfo;
28 class MCInstPrinter;
29 class MCRegisterInfo;
30 class MCObjectTargetWriter;
31 class MCStreamer;
32 class MCSubtargetInfo;
33 class MCTargetOptions;
34 class MCTargetStreamer;
35 class Target;
36 
37 MCCodeEmitter *createAArch64MCCodeEmitter(const MCInstrInfo &MCII,
38  MCContext &Ctx);
39 MCAsmBackend *createAArch64leAsmBackend(const Target &T,
40  const MCSubtargetInfo &STI,
41  const MCRegisterInfo &MRI,
42  const MCTargetOptions &Options);
43 MCAsmBackend *createAArch64beAsmBackend(const Target &T,
44  const MCSubtargetInfo &STI,
45  const MCRegisterInfo &MRI,
46  const MCTargetOptions &Options);
47 
48 std::unique_ptr<MCObjectTargetWriter>
49 createAArch64ELFObjectWriter(uint8_t OSABI, bool IsILP32);
50 
51 std::unique_ptr<MCObjectTargetWriter>
53  bool IsILP32);
54 
55 std::unique_ptr<MCObjectTargetWriter> createAArch64WinCOFFObjectWriter();
56 
57 MCTargetStreamer *createAArch64AsmTargetStreamer(MCStreamer &S,
58  formatted_raw_ostream &OS,
59  MCInstPrinter *InstPrint,
60  bool isVerboseAsm);
61 
62 namespace AArch64_MC {
64 bool isQForm(const MCInst &MI, const MCInstrInfo *MCII);
65 bool isFpOrNEON(const MCInst &MI, const MCInstrInfo *MCII);
66 }
67 
68 namespace AArch64 {
71 };
72 } // namespace AArch64
73 
74 } // End llvm namespace
75 
76 // Defines symbolic names for AArch64 registers. This defines a mapping from
77 // register name to register number.
78 //
79 #define GET_REGINFO_ENUM
80 #include "AArch64GenRegisterInfo.inc"
81 
82 // Defines symbolic names for the AArch64 instructions.
83 //
84 #define GET_INSTRINFO_ENUM
85 #define GET_INSTRINFO_MC_HELPER_DECLS
86 #include "AArch64GenInstrInfo.inc"
87 
88 #define GET_SUBTARGETINFO_ENUM
89 #include "AArch64GenSubtargetInfo.inc"
90 
91 #endif
MI
IRTranslator LLVM IR MI
Definition: IRTranslator.cpp:104
llvm
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:17
MCInstrDesc.h
llvm::AArch64_MC::isQForm
bool isQForm(const MCInst &MI, const MCInstrInfo *MCII)
Definition: AArch64MCTargetDesc.cpp:239
llvm::AArch64::OPERAND_IMPLICIT_IMM_0
@ OPERAND_IMPLICIT_IMM_0
Definition: AArch64MCTargetDesc.h:70
llvm::MachO::CPUType
CPUType
Definition: MachO.h:1441
llvm::AMDGPU::Exp::Target
Target
Definition: SIDefines.h:851
T
#define T
Definition: Mips16ISelLowering.cpp:341
llvm::createAArch64AsmTargetStreamer
MCTargetStreamer * createAArch64AsmTargetStreamer(MCStreamer &S, formatted_raw_ostream &OS, MCInstPrinter *InstPrint, bool isVerboseAsm)
Definition: AArch64ELFStreamer.cpp:262
llvm::MCInst
Instances of this class represent a single low-level machine instruction.
Definition: MCInst.h:184
llvm::createAArch64WinCOFFObjectWriter
std::unique_ptr< MCObjectTargetWriter > createAArch64WinCOFFObjectWriter()
Definition: AArch64WinCOFFObjectWriter.cpp:162
llvm::AArch64::OperandType
OperandType
Definition: AArch64MCTargetDesc.h:69
llvm::createAArch64ELFObjectWriter
std::unique_ptr< MCObjectTargetWriter > createAArch64ELFObjectWriter(uint8_t OSABI, bool IsILP32)
Definition: AArch64ELFObjectWriter.cpp:457
llvm::createAArch64MachObjectWriter
std::unique_ptr< MCObjectTargetWriter > createAArch64MachObjectWriter(uint32_t CPUType, uint32_t CPUSubtype, bool IsILP32)
Definition: AArch64MachObjectWriter.cpp:411
Options
const char LLVMTargetMachineRef LLVMPassBuilderOptionsRef Options
Definition: PassBuilderBindings.cpp:48
llvm::createAArch64beAsmBackend
MCAsmBackend * createAArch64beAsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
Definition: AArch64AsmBackend.cpp:774
llvm::AArch64_MC::isFpOrNEON
bool isFpOrNEON(const MCInst &MI, const MCInstrInfo *MCII)
Definition: AArch64MCTargetDesc.cpp:246
uint32_t
S
add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S
Definition: README.txt:210
llvm::MCRegisterInfo
MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...
Definition: MCRegisterInfo.h:135
MRI
unsigned const MachineRegisterInfo * MRI
Definition: AArch64AdvSIMDScalarPass.cpp:105
llvm::AArch64_MC::initLLVMToCVRegMapping
void initLLVMToCVRegMapping(MCRegisterInfo *MRI)
Definition: AArch64MCTargetDesc.cpp:65
llvm::MCInstrInfo
Interface to description of machine instruction set.
Definition: MCInstrInfo.h:26
llvm::MCOI::OPERAND_FIRST_TARGET
@ OPERAND_FIRST_TARGET
Definition: MCInstrDesc.h:77
DataTypes.h
llvm::createAArch64leAsmBackend
MCAsmBackend * createAArch64leAsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
Definition: AArch64AsmBackend.cpp:754
llvm::createAArch64MCCodeEmitter
MCCodeEmitter * createAArch64MCCodeEmitter(const MCInstrInfo &MCII, MCContext &Ctx)
Definition: AArch64MCCodeEmitter.cpp:680