Go to the source code of this file.
|
| llvm |
| This is an optimization pass for GlobalISel generic memory operations.
|
|
|
static cl::opt< unsigned > | VRegIndexCutoff ("insert-vreg-cutoff", cl::init(~0U), cl::Hidden, cl::desc("Vreg# cutoff for insert generation.")) |
|
static cl::opt< unsigned > | VRegDistCutoff ("insert-dist-cutoff", cl::init(30U), cl::Hidden, cl::desc("Vreg distance cutoff for insert " "generation.")) |
|
static cl::opt< unsigned > | MaxORLSize ("insert-max-orl", cl::init(4096), cl::Hidden, cl::desc("Maximum size of OrderedRegisterList")) |
|
static cl::opt< unsigned > | MaxIFMSize ("insert-max-ifmap", cl::init(1024), cl::Hidden, cl::desc("Maximum size of IFMap")) |
|
static cl::opt< bool > | OptTiming ("insert-timing", cl::Hidden, cl::desc("Enable timing of insert generation")) |
|
static cl::opt< bool > | OptTimingDetail ("insert-timing-detail", cl::Hidden, cl::desc("Enable detailed timing of insert " "generation")) |
|
static cl::opt< bool > | OptSelectAll0 ("insert-all0", cl::init(false), cl::Hidden) |
|
static cl::opt< bool > | OptSelectHas0 ("insert-has0", cl::init(false), cl::Hidden) |
|
static cl::opt< bool > | OptConst ("insert-const", cl::init(false), cl::Hidden) |
|
| hexinsert |
|
Hexagon generate insert | instructions |
|
Hexagon generate insert | false |
|
◆ DEBUG_TYPE
#define DEBUG_TYPE "hexinsert" |
◆ INITIALIZE_PASS_BEGIN()
INITIALIZE_PASS_BEGIN |
( |
HexagonGenInsert |
, |
|
|
"hexinsert" |
, |
|
|
"Hexagon generate \"insert\" instructions" |
, |
|
|
false |
, |
|
|
false |
|
|
) |
| |
◆ isDebug()
◆ false
◆ hexinsert
◆ instructions
◆ MaxIFMSize
cl::opt<unsigned> MaxIFMSize("insert-max-ifmap", cl::init(1024), cl::Hidden, cl::desc("Maximum size of IFMap")) |
|
static |
◆ MaxORLSize
cl::opt<unsigned> MaxORLSize("insert-max-orl", cl::init(4096), cl::Hidden, cl::desc("Maximum size of OrderedRegisterList")) |
|
static |
◆ OptConst
◆ OptSelectAll0
cl::opt<bool> OptSelectAll0("insert-all0", cl::init(false), cl::Hidden) |
|
static |
◆ OptSelectHas0
cl::opt<bool> OptSelectHas0("insert-has0", cl::init(false), cl::Hidden) |
|
static |
◆ OptTiming
◆ OptTimingDetail
◆ VRegDistCutoff
cl::opt<unsigned> VRegDistCutoff("insert-dist-cutoff", cl::init(30U), cl::Hidden, cl::desc("Vreg distance cutoff for insert " "generation.")) |
|
static |
◆ VRegIndexCutoff
cl::opt<unsigned> VRegIndexCutoff("insert-vreg-cutoff", cl::init(~0U), cl::Hidden, cl::desc("Vreg# cutoff for insert generation.")) |
|
static |