LLVM  16.0.0git
SparcAsmBackend.cpp
Go to the documentation of this file.
1 //===-- SparcAsmBackend.cpp - Sparc Assembler Backend ---------------------===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 
11 #include "llvm/ADT/StringSwitch.h"
12 #include "llvm/MC/MCAsmBackend.h"
14 #include "llvm/MC/MCExpr.h"
16 #include "llvm/MC/MCObjectWriter.h"
18 #include "llvm/MC/MCValue.h"
19 #include "llvm/MC/TargetRegistry.h"
21 
22 using namespace llvm;
23 
24 static unsigned adjustFixupValue(unsigned Kind, uint64_t Value) {
25  switch (Kind) {
26  default:
27  llvm_unreachable("Unknown fixup kind!");
28  case FK_Data_1:
29  case FK_Data_2:
30  case FK_Data_4:
31  case FK_Data_8:
32  return Value;
33 
36  return (Value >> 2) & 0x3fffffff;
37 
39  return (Value >> 2) & 0x3fffff;
40 
42  return (Value >> 2) & 0x7ffff;
43 
45  return (Value >> 2) & 0xc000;
46 
48  return (Value >> 2) & 0x3fff;
49 
51  return (~Value >> 10) & 0x3fffff;
52 
60  return (Value >> 10) & 0x3fffff;
61 
64  return Value & 0x1fff;
65 
67  return (Value & 0x3ff) | 0x1c00;
68 
75  return Value & 0x3ff;
76 
78  return (Value >> 22) & 0x3fffff;
79 
81  return (Value >> 12) & 0x3ff;
82 
84  return Value & 0xfff;
85 
87  return (Value >> 42) & 0x3fffff;
88 
90  return (Value >> 32) & 0x3ff;
91 
96  assert(Value == 0 && "Sparc TLS relocs expect zero Value");
97  return 0;
98 
110  return 0;
111  }
112 }
113 
114 /// getFixupKindNumBytes - The number of bytes the fixup may change.
115 static unsigned getFixupKindNumBytes(unsigned Kind) {
116  switch (Kind) {
117  default:
118  return 4;
119  case FK_Data_1:
120  return 1;
121  case FK_Data_2:
122  return 2;
123  case FK_Data_8:
124  return 8;
125  }
126 }
127 
128 namespace {
129  class SparcAsmBackend : public MCAsmBackend {
130  protected:
131  const Target &TheTarget;
132  bool Is64Bit;
133 
134  public:
135  SparcAsmBackend(const Target &T)
136  : MCAsmBackend(StringRef(T.getName()) == "sparcel" ? support::little
137  : support::big),
138  TheTarget(T), Is64Bit(StringRef(TheTarget.getName()) == "sparcv9") {}
139 
140  unsigned getNumFixupKinds() const override {
142  }
143 
144  std::optional<MCFixupKind> getFixupKind(StringRef Name) const override {
145  unsigned Type;
147 #define ELF_RELOC(X, Y) .Case(#X, Y)
148 #include "llvm/BinaryFormat/ELFRelocs/Sparc.def"
149 #undef ELF_RELOC
150  .Case("BFD_RELOC_NONE", ELF::R_SPARC_NONE)
151  .Case("BFD_RELOC_8", ELF::R_SPARC_8)
152  .Case("BFD_RELOC_16", ELF::R_SPARC_16)
153  .Case("BFD_RELOC_32", ELF::R_SPARC_32)
154  .Case("BFD_RELOC_64", ELF::R_SPARC_64)
155  .Default(-1u);
156  if (Type == -1u)
157  return std::nullopt;
158  return static_cast<MCFixupKind>(FirstLiteralRelocationKind + Type);
159  }
160 
161  const MCFixupKindInfo &getFixupKindInfo(MCFixupKind Kind) const override {
162  const static MCFixupKindInfo InfosBE[Sparc::NumTargetFixupKinds] = {
163  // name offset bits flags
164  { "fixup_sparc_call30", 2, 30, MCFixupKindInfo::FKF_IsPCRel },
165  { "fixup_sparc_br22", 10, 22, MCFixupKindInfo::FKF_IsPCRel },
166  { "fixup_sparc_br19", 13, 19, MCFixupKindInfo::FKF_IsPCRel },
167  { "fixup_sparc_br16_2", 10, 2, MCFixupKindInfo::FKF_IsPCRel },
168  { "fixup_sparc_br16_14", 18, 14, MCFixupKindInfo::FKF_IsPCRel },
169  { "fixup_sparc_13", 19, 13, 0 },
170  { "fixup_sparc_hi22", 10, 22, 0 },
171  { "fixup_sparc_lo10", 22, 10, 0 },
172  { "fixup_sparc_h44", 10, 22, 0 },
173  { "fixup_sparc_m44", 22, 10, 0 },
174  { "fixup_sparc_l44", 20, 12, 0 },
175  { "fixup_sparc_hh", 10, 22, 0 },
176  { "fixup_sparc_hm", 22, 10, 0 },
177  { "fixup_sparc_lm", 10, 22, 0 },
178  { "fixup_sparc_pc22", 10, 22, MCFixupKindInfo::FKF_IsPCRel },
179  { "fixup_sparc_pc10", 22, 10, MCFixupKindInfo::FKF_IsPCRel },
180  { "fixup_sparc_got22", 10, 22, 0 },
181  { "fixup_sparc_got10", 22, 10, 0 },
182  { "fixup_sparc_got13", 19, 13, 0 },
183  { "fixup_sparc_wplt30", 2, 30, MCFixupKindInfo::FKF_IsPCRel },
184  { "fixup_sparc_tls_gd_hi22", 10, 22, 0 },
185  { "fixup_sparc_tls_gd_lo10", 22, 10, 0 },
186  { "fixup_sparc_tls_gd_add", 0, 0, 0 },
187  { "fixup_sparc_tls_gd_call", 0, 0, 0 },
188  { "fixup_sparc_tls_ldm_hi22", 10, 22, 0 },
189  { "fixup_sparc_tls_ldm_lo10", 22, 10, 0 },
190  { "fixup_sparc_tls_ldm_add", 0, 0, 0 },
191  { "fixup_sparc_tls_ldm_call", 0, 0, 0 },
192  { "fixup_sparc_tls_ldo_hix22", 10, 22, 0 },
193  { "fixup_sparc_tls_ldo_lox10", 22, 10, 0 },
194  { "fixup_sparc_tls_ldo_add", 0, 0, 0 },
195  { "fixup_sparc_tls_ie_hi22", 10, 22, 0 },
196  { "fixup_sparc_tls_ie_lo10", 22, 10, 0 },
197  { "fixup_sparc_tls_ie_ld", 0, 0, 0 },
198  { "fixup_sparc_tls_ie_ldx", 0, 0, 0 },
199  { "fixup_sparc_tls_ie_add", 0, 0, 0 },
200  { "fixup_sparc_tls_le_hix22", 0, 0, 0 },
201  { "fixup_sparc_tls_le_lox10", 0, 0, 0 },
202  { "fixup_sparc_hix22", 10, 22, 0 },
203  { "fixup_sparc_lox10", 19, 13, 0 },
204  { "fixup_sparc_gotdata_hix22", 0, 0, 0 },
205  { "fixup_sparc_gotdata_lox10", 0, 0, 0 },
206  { "fixup_sparc_gotdata_op", 0, 0, 0 },
207  };
208 
209  const static MCFixupKindInfo InfosLE[Sparc::NumTargetFixupKinds] = {
210  // name offset bits flags
211  { "fixup_sparc_call30", 0, 30, MCFixupKindInfo::FKF_IsPCRel },
212  { "fixup_sparc_br22", 0, 22, MCFixupKindInfo::FKF_IsPCRel },
213  { "fixup_sparc_br19", 0, 19, MCFixupKindInfo::FKF_IsPCRel },
214  { "fixup_sparc_br16_2", 20, 2, MCFixupKindInfo::FKF_IsPCRel },
215  { "fixup_sparc_br16_14", 0, 14, MCFixupKindInfo::FKF_IsPCRel },
216  { "fixup_sparc_13", 0, 13, 0 },
217  { "fixup_sparc_hi22", 0, 22, 0 },
218  { "fixup_sparc_lo10", 0, 10, 0 },
219  { "fixup_sparc_h44", 0, 22, 0 },
220  { "fixup_sparc_m44", 0, 10, 0 },
221  { "fixup_sparc_l44", 0, 12, 0 },
222  { "fixup_sparc_hh", 0, 22, 0 },
223  { "fixup_sparc_hm", 0, 10, 0 },
224  { "fixup_sparc_lm", 0, 22, 0 },
225  { "fixup_sparc_pc22", 0, 22, MCFixupKindInfo::FKF_IsPCRel },
226  { "fixup_sparc_pc10", 0, 10, MCFixupKindInfo::FKF_IsPCRel },
227  { "fixup_sparc_got22", 0, 22, 0 },
228  { "fixup_sparc_got10", 0, 10, 0 },
229  { "fixup_sparc_got13", 0, 13, 0 },
230  { "fixup_sparc_wplt30", 0, 30, MCFixupKindInfo::FKF_IsPCRel },
231  { "fixup_sparc_tls_gd_hi22", 0, 22, 0 },
232  { "fixup_sparc_tls_gd_lo10", 0, 10, 0 },
233  { "fixup_sparc_tls_gd_add", 0, 0, 0 },
234  { "fixup_sparc_tls_gd_call", 0, 0, 0 },
235  { "fixup_sparc_tls_ldm_hi22", 0, 22, 0 },
236  { "fixup_sparc_tls_ldm_lo10", 0, 10, 0 },
237  { "fixup_sparc_tls_ldm_add", 0, 0, 0 },
238  { "fixup_sparc_tls_ldm_call", 0, 0, 0 },
239  { "fixup_sparc_tls_ldo_hix22", 0, 22, 0 },
240  { "fixup_sparc_tls_ldo_lox10", 0, 10, 0 },
241  { "fixup_sparc_tls_ldo_add", 0, 0, 0 },
242  { "fixup_sparc_tls_ie_hi22", 0, 22, 0 },
243  { "fixup_sparc_tls_ie_lo10", 0, 10, 0 },
244  { "fixup_sparc_tls_ie_ld", 0, 0, 0 },
245  { "fixup_sparc_tls_ie_ldx", 0, 0, 0 },
246  { "fixup_sparc_tls_ie_add", 0, 0, 0 },
247  { "fixup_sparc_tls_le_hix22", 0, 0, 0 },
248  { "fixup_sparc_tls_le_lox10", 0, 0, 0 },
249  { "fixup_sparc_hix22", 0, 22, 0 },
250  { "fixup_sparc_lox10", 0, 13, 0 },
251  { "fixup_sparc_gotdata_hix22", 0, 0, 0 },
252  { "fixup_sparc_gotdata_lox10", 0, 0, 0 },
253  { "fixup_sparc_gotdata_op", 0, 0, 0 },
254  };
255 
256  // Fixup kinds from .reloc directive are like R_SPARC_NONE. They do
257  // not require any extra processing.
258  if (Kind >= FirstLiteralRelocationKind)
260 
261  if (Kind < FirstTargetFixupKind)
262  return MCAsmBackend::getFixupKindInfo(Kind);
263 
264  assert(unsigned(Kind - FirstTargetFixupKind) < getNumFixupKinds() &&
265  "Invalid kind!");
266  if (Endian == support::little)
267  return InfosLE[Kind - FirstTargetFixupKind];
268 
269  return InfosBE[Kind - FirstTargetFixupKind];
270  }
271 
272  bool shouldForceRelocation(const MCAssembler &Asm, const MCFixup &Fixup,
273  const MCValue &Target) override {
274  if (Fixup.getKind() >= FirstLiteralRelocationKind)
275  return true;
276  switch ((Sparc::Fixups)Fixup.getKind()) {
277  default:
278  return false;
280  if (Target.getSymA()->getSymbol().isTemporary())
281  return false;
282  [[fallthrough]];
301  return true;
302  }
303  }
304 
305  /// fixupNeedsRelaxation - Target specific predicate for whether a given
306  /// fixup requires the associated instruction to be relaxed.
307  bool fixupNeedsRelaxation(const MCFixup &Fixup,
308  uint64_t Value,
309  const MCRelaxableFragment *DF,
310  const MCAsmLayout &Layout) const override {
311  // FIXME.
312  llvm_unreachable("fixupNeedsRelaxation() unimplemented");
313  return false;
314  }
315  void relaxInstruction(MCInst &Inst,
316  const MCSubtargetInfo &STI) const override {
317  // FIXME.
318  llvm_unreachable("relaxInstruction() unimplemented");
319  }
320 
321  bool writeNopData(raw_ostream &OS, uint64_t Count,
322  const MCSubtargetInfo *STI) const override {
323  // Cannot emit NOP with size not multiple of 32 bits.
324  if (Count % 4 != 0)
325  return false;
326 
327  uint64_t NumNops = Count / 4;
328  for (uint64_t i = 0; i != NumNops; ++i)
329  support::endian::write<uint32_t>(OS, 0x01000000, Endian);
330 
331  return true;
332  }
333  };
334 
335  class ELFSparcAsmBackend : public SparcAsmBackend {
336  Triple::OSType OSType;
337  public:
338  ELFSparcAsmBackend(const Target &T, Triple::OSType OSType) :
339  SparcAsmBackend(T), OSType(OSType) { }
340 
341  void applyFixup(const MCAssembler &Asm, const MCFixup &Fixup,
343  uint64_t Value, bool IsResolved,
344  const MCSubtargetInfo *STI) const override {
345 
346  if (Fixup.getKind() >= FirstLiteralRelocationKind)
347  return;
348  Value = adjustFixupValue(Fixup.getKind(), Value);
349  if (!Value) return; // Doesn't change encoding.
350 
351  unsigned NumBytes = getFixupKindNumBytes(Fixup.getKind());
352  unsigned Offset = Fixup.getOffset();
353  // For each byte of the fragment that the fixup touches, mask in the bits
354  // from the fixup value. The Value has been "split up" into the
355  // appropriate bitfields above.
356  for (unsigned i = 0; i != NumBytes; ++i) {
357  unsigned Idx = Endian == support::little ? i : (NumBytes - 1) - i;
358  Data[Offset + Idx] |= uint8_t((Value >> (i * 8)) & 0xff);
359  }
360  }
361 
362  std::unique_ptr<MCObjectTargetWriter>
363  createObjectTargetWriter() const override {
364  uint8_t OSABI = MCELFObjectTargetWriter::getOSABI(OSType);
365  return createSparcELFObjectWriter(Is64Bit, OSABI);
366  }
367  };
368 
369 } // end anonymous namespace
370 
372  const MCSubtargetInfo &STI,
373  const MCRegisterInfo &MRI,
374  const MCTargetOptions &Options) {
375  return new ELFSparcAsmBackend(T, STI.getTargetTriple().getOS());
376 }
llvm::StringSwitch::Case
StringSwitch & Case(StringLiteral S, T Value)
Definition: StringSwitch.h:69
i
i
Definition: README.txt:29
llvm::Sparc::fixup_sparc_br22
@ fixup_sparc_br22
fixup_sparc_br22 - 22-bit PC relative relocation for branches
Definition: SparcFixupKinds.h:22
llvm::Sparc::fixup_sparc_br19
@ fixup_sparc_br19
fixup_sparc_br19 - 19-bit PC relative relocation for branches on icc/xcc
Definition: SparcFixupKinds.h:26
getName
static StringRef getName(Value *V)
Definition: ProvenanceAnalysisEvaluator.cpp:20
getFixupKindNumBytes
static unsigned getFixupKindNumBytes(unsigned Kind)
getFixupKindNumBytes - The number of bytes the fixup may change.
Definition: SparcAsmBackend.cpp:115
llvm
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:18
llvm::MCRelaxableFragment
A relaxable fragment holds on to its MCInst, since it may need to be relaxed during the assembler lay...
Definition: MCFragment.h:270
llvm::Sparc::fixup_sparc_br16_2
@ fixup_sparc_br16_2
fixup_sparc_bpr - 16-bit fixup for bpr
Definition: SparcFixupKinds.h:29
llvm::MCAsmBackend::getFixupKindInfo
virtual const MCFixupKindInfo & getFixupKindInfo(MCFixupKind Kind) const
Get information on a fixup kind.
Definition: MCAsmBackend.cpp:81
T
llvm::createSparcELFObjectWriter
std::unique_ptr< MCObjectTargetWriter > createSparcELFObjectWriter(bool Is64Bit, uint8_t OSABI)
Definition: SparcELFObjectWriter.cpp:147
SparcMCTargetDesc.h
llvm::Sparc::fixup_sparc_wplt30
@ fixup_sparc_wplt30
fixup_sparc_wplt30
Definition: SparcFixupKinds.h:76
llvm::Target
Target - Wrapper for Target specific information.
Definition: TargetRegistry.h:150
llvm::FirstTargetFixupKind
@ FirstTargetFixupKind
Definition: MCFixup.h:45
llvm::Sparc::fixup_sparc_tls_ie_add
@ fixup_sparc_tls_ie_add
Definition: SparcFixupKinds.h:94
llvm::Sparc::fixup_sparc_tls_gd_add
@ fixup_sparc_tls_gd_add
Definition: SparcFixupKinds.h:81
llvm::Sparc::fixup_sparc_tls_gd_hi22
@ fixup_sparc_tls_gd_hi22
fixups for Thread Local Storage
Definition: SparcFixupKinds.h:79
llvm::Type
The instances of the Type class are immutable: once they are created, they are never changed.
Definition: Type.h:45
MCFixupKindInfo.h
llvm::MCInst
Instances of this class represent a single low-level machine instruction.
Definition: MCInst.h:184
llvm::Sparc::fixup_sparc_tls_ie_hi22
@ fixup_sparc_tls_ie_hi22
Definition: SparcFixupKinds.h:90
llvm::Data
@ Data
Definition: SIMachineScheduler.h:55
llvm::Sparc::fixup_sparc_hi22
@ fixup_sparc_hi22
fixup_sparc_hi22 - 22-bit fixup corresponding to hi(foo) for sethi
Definition: SparcFixupKinds.h:37
llvm::FirstLiteralRelocationKind
@ FirstLiteralRelocationKind
The range [FirstLiteralRelocationKind, MaxTargetFixupKind) is used for relocations coming from ....
Definition: MCFixup.h:50
llvm::Sparc::fixup_sparc_lox10
@ fixup_sparc_lox10
13-bit fixup corresponding to lox(foo)
Definition: SparcFixupKinds.h:101
llvm::FK_Data_4
@ FK_Data_4
A four-byte fixup.
Definition: MCFixup.h:25
llvm::Sparc::fixup_sparc_br16_14
@ fixup_sparc_br16_14
Definition: SparcFixupKinds.h:30
llvm::MCAsmBackend
Generic interface to target specific assembler backends.
Definition: MCAsmBackend.h:41
llvm::Sparc::NumTargetFixupKinds
@ NumTargetFixupKinds
Definition: SparcFixupKinds.h:112
MCAsmBackend.h
llvm::MutableArrayRef< char >
SparcFixupKinds.h
llvm::support::little
@ little
Definition: Endian.h:27
llvm::MCSubtargetInfo::getTargetTriple
const Triple & getTargetTriple() const
Definition: MCSubtargetInfo.h:108
llvm::Sparc::fixup_sparc_h44
@ fixup_sparc_h44
fixup_sparc_h44 - 22-bit fixup corresponding to h44(foo)
Definition: SparcFixupKinds.h:43
llvm::Sparc::fixup_sparc_pc22
@ fixup_sparc_pc22
fixup_sparc_pc22 - 22-bit fixup corresponding to pc22(foo)
Definition: SparcFixupKinds.h:61
MCSubtargetInfo.h
Options
const char LLVMTargetMachineRef LLVMPassBuilderOptionsRef Options
Definition: PassBuilderBindings.cpp:48
llvm::raw_ostream
This class implements an extremely fast bulk output stream that can only output to a stream.
Definition: raw_ostream.h:53
llvm::Sparc::fixup_sparc_tls_ldo_lox10
@ fixup_sparc_tls_ldo_lox10
Definition: SparcFixupKinds.h:88
llvm::Sparc::fixup_sparc_tls_ie_ldx
@ fixup_sparc_tls_ie_ldx
Definition: SparcFixupKinds.h:93
llvm::Sparc::fixup_sparc_gotdata_op
@ fixup_sparc_gotdata_op
32-bit fixup corresponding to gdop(foo)
Definition: SparcFixupKinds.h:108
llvm::Sparc::fixup_sparc_tls_ie_ld
@ fixup_sparc_tls_ie_ld
Definition: SparcFixupKinds.h:92
llvm::Sparc::fixup_sparc_tls_ie_lo10
@ fixup_sparc_tls_ie_lo10
Definition: SparcFixupKinds.h:91
llvm::Sparc::fixup_sparc_13
@ fixup_sparc_13
fixup_sparc_13 - 13-bit fixup
Definition: SparcFixupKinds.h:33
llvm::lltok::Kind
Kind
Definition: LLToken.h:18
DF
static RegisterPass< DebugifyFunctionPass > DF("debugify-function", "Attach debug info to a function")
llvm::MCAssembler
Definition: MCAssembler.h:73
llvm::AMDGPU::Hwreg::Offset
Offset
Definition: SIDefines.h:419
uint64_t
llvm::Sparc::fixup_sparc_tls_ldm_call
@ fixup_sparc_tls_ldm_call
Definition: SparcFixupKinds.h:86
llvm::Triple::getOS
OSType getOS() const
Get the parsed operating system type of this triple.
Definition: Triple.h:363
MCELFObjectWriter.h
llvm::MCFixupKindInfo::FKF_IsPCRel
@ FKF_IsPCRel
Is this fixup kind PCrelative? This is used by the assembler backend to evaluate fixup values in a ta...
Definition: MCFixupKindInfo.h:19
llvm::Sparc::fixup_sparc_tls_ldo_add
@ fixup_sparc_tls_ldo_add
Definition: SparcFixupKinds.h:89
llvm::Sparc::fixup_sparc_tls_gd_call
@ fixup_sparc_tls_gd_call
Definition: SparcFixupKinds.h:82
assert
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
llvm::Sparc::fixup_sparc_gotdata_hix22
@ fixup_sparc_gotdata_hix22
22-bit fixup corresponding to gdop_hix22(foo)
Definition: SparcFixupKinds.h:104
llvm::Sparc::fixup_sparc_tls_ldm_lo10
@ fixup_sparc_tls_ldm_lo10
Definition: SparcFixupKinds.h:84
llvm::MCFixupKindInfo
Target independent information on a fixup kind.
Definition: MCFixupKindInfo.h:15
llvm::FK_Data_1
@ FK_Data_1
A one-byte fixup.
Definition: MCFixup.h:23
llvm::MCTargetOptions
Definition: MCTargetOptions.h:37
llvm::FK_NONE
@ FK_NONE
A no-op fixup.
Definition: MCFixup.h:22
llvm::Sparc::fixup_sparc_tls_le_lox10
@ fixup_sparc_tls_le_lox10
Definition: SparcFixupKinds.h:96
llvm::MCELFObjectTargetWriter::getOSABI
uint8_t getOSABI() const
Definition: MCELFObjectWriter.h:101
llvm::Sparc::fixup_sparc_got13
@ fixup_sparc_got13
fixup_sparc_got13 - 13-bit fixup corresponding to got13(foo)
Definition: SparcFixupKinds.h:73
Fixup
PowerPC TLS Dynamic Call Fixup
Definition: PPCTLSDynamicCall.cpp:215
llvm::Sparc::fixup_sparc_pc10
@ fixup_sparc_pc10
fixup_sparc_pc10 - 10-bit fixup corresponding to pc10(foo)
Definition: SparcFixupKinds.h:64
llvm::StringRef
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:50
llvm_unreachable
#define llvm_unreachable(msg)
Marks that the current location is not supposed to be reachable.
Definition: ErrorHandling.h:143
llvm::Sparc::fixup_sparc_tls_gd_lo10
@ fixup_sparc_tls_gd_lo10
Definition: SparcFixupKinds.h:80
llvm::Sparc::fixup_sparc_l44
@ fixup_sparc_l44
fixup_sparc_l44 - 12-bit fixup corresponding to l44(foo)
Definition: SparcFixupKinds.h:49
llvm::Sparc::Fixups
Fixups
Definition: SparcFixupKinds.h:16
llvm::MCRegisterInfo
MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...
Definition: MCRegisterInfo.h:135
llvm::Sparc::fixup_sparc_tls_le_hix22
@ fixup_sparc_tls_le_hix22
Definition: SparcFixupKinds.h:95
MRI
unsigned const MachineRegisterInfo * MRI
Definition: AArch64AdvSIMDScalarPass.cpp:105
MCObjectWriter.h
llvm::Triple::OSType
OSType
Definition: Triple.h:184
EndianStream.h
llvm::MCAsmLayout
Encapsulates the layout of an assembly file at a particular point in time.
Definition: MCAsmLayout.h:28
llvm::Sparc::fixup_sparc_m44
@ fixup_sparc_m44
fixup_sparc_m44 - 10-bit fixup corresponding to m44(foo)
Definition: SparcFixupKinds.h:46
llvm::Sparc::fixup_sparc_tls_ldo_hix22
@ fixup_sparc_tls_ldo_hix22
Definition: SparcFixupKinds.h:87
llvm::Sparc::fixup_sparc_call30
@ fixup_sparc_call30
Definition: SparcFixupKinds.h:18
llvm::Sparc::fixup_sparc_lo10
@ fixup_sparc_lo10
fixup_sparc_lo10 - 10-bit fixup corresponding to lo(foo)
Definition: SparcFixupKinds.h:40
llvm::TargetStackID::Value
Value
Definition: TargetFrameLowering.h:27
StringSwitch.h
llvm::Sparc::fixup_sparc_hh
@ fixup_sparc_hh
fixup_sparc_hh - 22-bit fixup corresponding to hh(foo)
Definition: SparcFixupKinds.h:52
MCValue.h
llvm::Sparc::fixup_sparc_got22
@ fixup_sparc_got22
fixup_sparc_got22 - 22-bit fixup corresponding to got22(foo)
Definition: SparcFixupKinds.h:67
llvm::MCFixupKind
MCFixupKind
Extensible enumeration to represent the type of a fixup.
Definition: MCFixup.h:21
llvm::Sparc::fixup_sparc_hix22
@ fixup_sparc_hix22
22-bit fixup corresponding to hix(foo)
Definition: SparcFixupKinds.h:99
llvm::FK_Data_8
@ FK_Data_8
A eight-byte fixup.
Definition: MCFixup.h:26
llvm::Sparc::fixup_sparc_gotdata_lox10
@ fixup_sparc_gotdata_lox10
13-bit fixup corresponding to gdop_lox10(foo)
Definition: SparcFixupKinds.h:106
support
Reimplement select in terms of SEL *We would really like to support but we need to prove that the add doesn t need to overflow between the two bit chunks *Implement pre post increment support(e.g. PR935) *Implement smarter const ant generation for binops with large immediates. A few ARMv6T2 ops should be pattern matched
Definition: README.txt:10
llvm::StringSwitch::Default
R Default(T Value)
Definition: StringSwitch.h:182
llvm::StringSwitch
A switch()-like statement whose cases are string literals.
Definition: StringSwitch.h:44
llvm::HexStyle::Asm
@ Asm
0ffh
Definition: MCInstPrinter.h:34
llvm::MCValue
This represents an "assembler immediate".
Definition: MCValue.h:36
llvm::Sparc::fixup_sparc_tls_ldm_hi22
@ fixup_sparc_tls_ldm_hi22
Definition: SparcFixupKinds.h:83
llvm::FK_Data_2
@ FK_Data_2
A two-byte fixup.
Definition: MCFixup.h:24
llvm::Sparc::fixup_sparc_got10
@ fixup_sparc_got10
fixup_sparc_got10 - 10-bit fixup corresponding to got10(foo)
Definition: SparcFixupKinds.h:70
TargetRegistry.h
MCExpr.h
llvm::MCSubtargetInfo
Generic base class for all target subtargets.
Definition: MCSubtargetInfo.h:76
llvm::MCFixup
Encode information on a single operation to perform on a byte sequence (e.g., an encoded instruction)...
Definition: MCFixup.h:71
llvm::Value
LLVM Value Representation.
Definition: Value.h:74
llvm::Sparc::fixup_sparc_lm
@ fixup_sparc_lm
fixup_sparc_lm - 22-bit fixup corresponding to lm(foo)
Definition: SparcFixupKinds.h:58
llvm::Sparc::fixup_sparc_tls_ldm_add
@ fixup_sparc_tls_ldm_add
Definition: SparcFixupKinds.h:85
llvm::support::big
@ big
Definition: Endian.h:27
adjustFixupValue
static unsigned adjustFixupValue(unsigned Kind, uint64_t Value)
Definition: SparcAsmBackend.cpp:24
llvm::Sparc::fixup_sparc_hm
@ fixup_sparc_hm
fixup_sparc_hm - 10-bit fixup corresponding to hm(foo)
Definition: SparcFixupKinds.h:55
llvm::createSparcAsmBackend
MCAsmBackend * createSparcAsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
Definition: SparcAsmBackend.cpp:371