Go to the documentation of this file.
13 #ifndef LLVM_LIB_TARGET_ARM_MCTARGETDESC_ARMMCTARGETDESC_H
14 #define LLVM_LIB_TARGET_ARM_MCTARGETDESC_ARMMCTARGETDESC_H
22 class formatted_raw_ostream;
28 class MCObjectTargetWriter;
31 class MCSubtargetInfo;
33 class MCTargetOptions;
34 class MCRelocationInfo;
35 class MCTargetStreamer;
49 auto BaseReg =
MI.getOperand(0).getReg();
50 for (
unsigned I = 1,
E =
MI.getNumOperands();
I <
E; ++
I) {
51 const auto &
Op =
MI.getOperand(
I);
52 if (
Op.isReg() &&
Op.getReg() == BaseReg)
69 formatted_raw_ostream &OS,
70 MCInstPrinter *InstPrint,
73 const MCSubtargetInfo &STI);
84 const MCRegisterInfo &
MRI,
85 const MCTargetOptions &
Options);
88 const MCRegisterInfo &
MRI,
89 const MCTargetOptions &
Options);
94 std::unique_ptr<MCAsmBackend> &&MAB,
95 std::unique_ptr<MCObjectWriter> &&OW,
96 std::unique_ptr<MCCodeEmitter> &&Emitter,
98 bool IncrementalLinkerCompatible);
104 std::unique_ptr<MCObjectTargetWriter>
109 std::unique_ptr<MCObjectTargetWriter>
136 #define GET_REGINFO_ENUM
137 #include "ARMGenRegisterInfo.inc"
141 #define GET_INSTRINFO_ENUM
142 #include "ARMGenInstrInfo.inc"
144 #define GET_SUBTARGETINFO_ENUM
145 #include "ARMGenSubtargetInfo.inc"
This is an optimization pass for GlobalISel generic memory operations.
MCTargetStreamer * createARMObjectTargetWinCOFFStreamer(MCStreamer &S)
bool isVpred(OperandType op)
MCCodeEmitter * createARMLEMCCodeEmitter(const MCInstrInfo &MCII, MCContext &Ctx)
std::string ParseARMTriple(const Triple &TT, StringRef CPU)
MCTargetStreamer * createARMObjectTargetStreamer(MCStreamer &S, const MCSubtargetInfo &STI)
MCTargetStreamer * createARMNullTargetStreamer(MCStreamer &S)
MCAsmBackend * createARMBEAsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
MCAsmBackend * createARMLEAsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
Triple - Helper class for working with autoconf configuration names.
bool isCPSRDefined(const MCInst &MI, const MCInstrInfo *MCII)
Instances of this class represent a single low-level machine instruction.
uint64_t evaluateBranchTarget(const MCInstrDesc &InstDesc, uint64_t Addr, int64_t Imm)
bool isPredicated(const MCInst &MI, const MCInstrInfo *MCII)
std::unique_ptr< MCObjectTargetWriter > createARMMachObjectWriter(bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype)
Construct an ARM Mach-O object writer.
bool isLDMBaseRegInList(const Inst &MI)
static GCRegistry::Add< CoreCLRGC > E("coreclr", "CoreCLR-compatible GC")
Describe properties that are true of each instruction in the target description file.
const char LLVMTargetMachineRef LLVMPassBuilderOptionsRef Options
MCTargetStreamer * createARMObjectTargetELFStreamer(MCStreamer &S)
MCTargetStreamer * createARMTargetAsmStreamer(MCStreamer &S, formatted_raw_ostream &OS, MCInstPrinter *InstPrint, bool isVerboseAsm)
void initLLVMToCVRegMapping(MCRegisterInfo *MRI)
StringRef - Represent a constant reference to a string, i.e.
add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S
MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...
MCRelocationInfo * createARMMachORelocationInfo(MCContext &Ctx)
Construct ARM Mach-O relocation info.
unsigned const MachineRegisterInfo * MRI
MCStreamer * createARMWinCOFFStreamer(MCContext &Context, std::unique_ptr< MCAsmBackend > &&MAB, std::unique_ptr< MCObjectWriter > &&OW, std::unique_ptr< MCCodeEmitter > &&Emitter, bool RelaxAll, bool IncrementalLinkerCompatible)
Interface to description of machine instruction set.
std::unique_ptr< MCObjectTargetWriter > createARMWinCOFFObjectWriter()
Construct an ARM PE/COFF object writer.
MCSubtargetInfo * createARMMCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS)
Create a ARM MCSubtargetInfo instance.
MCCodeEmitter * createARMBEMCCodeEmitter(const MCInstrInfo &MCII, MCContext &Ctx)
bool isCDECoproc(size_t Coproc, const MCSubtargetInfo &STI)
Generic base class for all target subtargets.
std::unique_ptr< MCObjectTargetWriter > createARMELFObjectWriter(uint8_t OSABI)
Construct an ELF Mach-O object writer.