LLVM 22.0.0git
|
#include "Target/LoongArch/LoongArchISelDAGToDAG.h"
Public Member Functions | |
LoongArchDAGToDAGISel ()=delete | |
LoongArchDAGToDAGISel (LoongArchTargetMachine &TM, CodeGenOptLevel OptLevel) | |
bool | runOnMachineFunction (MachineFunction &MF) override |
void | Select (SDNode *Node) override |
Main hook for targets to transform nodes into machine nodes. | |
bool | SelectInlineAsmMemoryOperand (const SDValue &Op, InlineAsm::ConstraintCode ConstraintID, std::vector< SDValue > &OutOps) override |
SelectInlineAsmMemoryOperand - Select the specified address as a target addressing mode, according to the specified constraint. | |
bool | SelectBaseAddr (SDValue Addr, SDValue &Base) |
bool | SelectAddrConstant (SDValue Addr, SDValue &Base, SDValue &Offset) |
bool | selectNonFIBaseAddr (SDValue Addr, SDValue &Base) |
bool | SelectAddrRegImm12 (SDValue Addr, SDValue &Base, SDValue &Offset) |
bool | selectShiftMask (SDValue N, unsigned ShiftWidth, SDValue &ShAmt) |
bool | selectShiftMaskGRLen (SDValue N, SDValue &ShAmt) |
bool | selectShiftMask32 (SDValue N, SDValue &ShAmt) |
bool | selectSExti32 (SDValue N, SDValue &Val) |
bool | selectZExti32 (SDValue N, SDValue &Val) |
bool | selectVSplat (SDNode *N, APInt &Imm, unsigned MinSizeInBits) const |
template<unsigned ImmSize, bool IsSigned = false> | |
bool | selectVSplatImm (SDValue N, SDValue &SplatVal) |
bool | selectVSplatUimmInvPow2 (SDValue N, SDValue &SplatImm) const |
bool | selectVSplatUimmPow2 (SDValue N, SDValue &SplatImm) const |
Public Member Functions inherited from llvm::SelectionDAGISel | |
SelectionDAGISel (TargetMachine &tm, CodeGenOptLevel OL=CodeGenOptLevel::Default) | |
virtual | ~SelectionDAGISel () |
BatchAAResults * | getBatchAA () const |
Returns a (possibly null) pointer to the current BatchAAResults. | |
const TargetLowering * | getTargetLowering () const |
void | initializeAnalysisResults (MachineFunctionAnalysisManager &MFAM) |
void | initializeAnalysisResults (MachineFunctionPass &MFP) |
virtual void | emitFunctionEntryCode () |
virtual void | PreprocessISelDAG () |
PreprocessISelDAG - This hook allows targets to hack on the graph before instruction selection starts. | |
virtual void | PostprocessISelDAG () |
PostprocessISelDAG() - This hook allows the target to hack on the graph right after selection. | |
virtual bool | IsProfitableToFold (SDValue N, SDNode *U, SDNode *Root) const |
IsProfitableToFold - Returns true if it's profitable to fold the specific operand node N of U during instruction selection that starts at Root. | |
bool | CheckAndMask (SDValue LHS, ConstantSDNode *RHS, int64_t DesiredMaskS) const |
CheckAndMask - The isel is trying to match something like (and X, 255). | |
bool | CheckOrMask (SDValue LHS, ConstantSDNode *RHS, int64_t DesiredMaskS) const |
CheckOrMask - The isel is trying to match something like (or X, 255). | |
virtual bool | CheckPatternPredicate (unsigned PredNo) const |
CheckPatternPredicate - This function is generated by tblgen in the target. | |
virtual bool | CheckNodePredicate (SDValue Op, unsigned PredNo) const |
CheckNodePredicate - This function is generated by tblgen in the target. | |
virtual bool | CheckNodePredicateWithOperands (SDValue Op, unsigned PredNo, ArrayRef< SDValue > Operands) const |
CheckNodePredicateWithOperands - This function is generated by tblgen in the target. | |
virtual bool | CheckComplexPattern (SDNode *Root, SDNode *Parent, SDValue N, unsigned PatternNo, SmallVectorImpl< std::pair< SDValue, SDNode * > > &Result) |
virtual SDValue | RunSDNodeXForm (SDValue V, unsigned XFormNo) |
void | SelectCodeCommon (SDNode *NodeToMatch, const unsigned char *MatcherTable, unsigned TableSize) |
virtual bool | ComplexPatternFuncMutatesDAG () const |
Return true if complex patterns for this target can mutate the DAG. | |
bool | mayRaiseFPException (SDNode *Node) const |
Return whether the node may raise an FP exception. | |
bool | isOrEquivalentToAdd (const SDNode *N) const |
Static Public Member Functions | |
static unsigned | getBranchOpcForIntCC (ISD::CondCode CC) |
Static Public Member Functions inherited from llvm::SelectionDAGISel | |
static bool | IsLegalToFold (SDValue N, SDNode *U, SDNode *Root, CodeGenOptLevel OptLevel, bool IgnoreChains=false) |
IsLegalToFold - Returns true if the specific operand node N of U can be folded during instruction selection that starts at Root. | |
static void | InvalidateNodeId (SDNode *N) |
static int | getUninvalidatedNodeId (SDNode *N) |
static void | EnforceNodeIdInvariant (SDNode *N) |
static int | getNumFixedFromVariadicInfo (unsigned Flags) |
getNumFixedFromVariadicInfo - Transform an EmitNode flags word into the number of fixed arity values that should be skipped when copying from the root. |
Definition at line 23 of file LoongArchISelDAGToDAG.h.
|
delete |
|
inlineexplicit |
Definition at line 29 of file LoongArchISelDAGToDAG.h.
References llvm::SelectionDAGISel::OptLevel, llvm::SelectionDAGISel::SelectionDAGISel(), and llvm::SelectionDAGISel::TM.
|
inlinestatic |
Definition at line 71 of file LoongArchISelDAGToDAG.h.
References llvm_unreachable, llvm::ISD::SETEQ, llvm::ISD::SETGE, llvm::ISD::SETLT, llvm::ISD::SETNE, llvm::ISD::SETUGE, and llvm::ISD::SETULT.
|
inlineoverridevirtual |
Reimplemented from llvm::SelectionDAGISel.
Definition at line 33 of file LoongArchISelDAGToDAG.h.
References llvm::SelectionDAGISel::MF, and llvm::SelectionDAGISel::runOnMachineFunction().
|
overridevirtual |
Main hook for targets to transform nodes into machine nodes.
Implements llvm::SelectionDAGISel.
References llvm::sampleprof::Base, N, and llvm::Offset.
Definition at line 235 of file LoongArchISelDAGToDAG.cpp.
References llvm::sampleprof::Base, llvm::cast(), llvm::SelectionDAGISel::CurDAG, DL, llvm::SDValue::getSimpleValueType(), llvm::isa(), llvm::isInt(), llvm::Offset, and llvm::SignExtend64().
Definition at line 261 of file LoongArchISelDAGToDAG.cpp.
References llvm::sampleprof::Base, llvm::cast(), llvm::SelectionDAGISel::CurDAG, DL, llvm::SDValue::getOperand(), llvm::SDValue::getSimpleValueType(), llvm::isInt(), llvm::Offset, and llvm::SignExtend64().
Definition at line 223 of file LoongArchISelDAGToDAG.cpp.
References llvm::sampleprof::Base, llvm::SelectionDAGISel::CurDAG, and llvm::dyn_cast().
|
overridevirtual |
SelectInlineAsmMemoryOperand - Select the specified address as a target addressing mode, according to the specified constraint.
If this does not match or is not implemented, return true. The resultant operands (which will appear in the machine instruction) should be added to the OutOps vector.
Reimplemented from llvm::SelectionDAGISel.
Definition at line 177 of file LoongArchISelDAGToDAG.cpp.
References llvm::sampleprof::Base, llvm::SelectionDAGISel::CurDAG, llvm::dyn_cast(), llvm::ConstantSDNode::getSExtValue(), llvm::ConstantSDNode::getZExtValue(), llvm::isAligned(), llvm::isIntN(), llvm::InlineAsm::k, llvm_unreachable, llvm::InlineAsm::m, llvm::Offset, llvm::InlineAsm::ZB, and llvm::InlineAsm::ZC.
Definition at line 253 of file LoongArchISelDAGToDAG.cpp.
References llvm::sampleprof::Base, and llvm::isa().
Definition at line 341 of file LoongArchISelDAGToDAG.cpp.
References llvm::LoongArchISD::BSTRPICK, llvm::cast(), llvm::SelectionDAGISel::CurDAG, llvm::MVT::getSizeInBits(), N, and llvm::ISD::SIGN_EXTEND_INREG.
Definition at line 283 of file LoongArchISelDAGToDAG.cpp.
References llvm::ISD::AND, assert(), llvm::LoongArchISD::BSTRPICK, llvm::SelectionDAGISel::CurDAG, DL, llvm::APInt::getBitWidth(), llvm::isa(), llvm::isPowerOf2_32(), llvm::APInt::isSubsetOf(), llvm::Log2_32(), N, SDValue(), llvm::ISD::SUB, and llvm::KnownBits::Zero.
Referenced by selectShiftMask32(), and selectShiftMaskGRLen().
Definition at line 53 of file LoongArchISelDAGToDAG.h.
References N, and selectShiftMask().
Definition at line 50 of file LoongArchISelDAGToDAG.h.
References N, and selectShiftMask().
Definition at line 380 of file LoongArchISelDAGToDAG.cpp.
References llvm::dyn_cast(), and N.
Referenced by selectVSplatImm(), selectVSplatUimmInvPow2(), and selectVSplatUimmPow2().
Definition at line 404 of file LoongArchISelDAGToDAG.cpp.
References llvm::SelectionDAGISel::CurDAG, llvm::APInt::getBitWidth(), llvm::APInt::getSExtValue(), llvm::EVT::getSizeInBits(), llvm::APInt::getZExtValue(), llvm::APInt::isIntN(), llvm::APInt::isSignedIntN(), N, and selectVSplat().
Definition at line 428 of file LoongArchISelDAGToDAG.cpp.
References llvm::SelectionDAGISel::CurDAG, llvm::APInt::getBitWidth(), llvm::EVT::getSizeInBits(), llvm::Log2(), N, and selectVSplat().
Definition at line 449 of file LoongArchISelDAGToDAG.cpp.
References llvm::SelectionDAGISel::CurDAG, llvm::APInt::exactLogBase2(), llvm::APInt::getBitWidth(), llvm::EVT::getSizeInBits(), llvm::Log2(), N, and selectVSplat().
Definition at line 362 of file LoongArchISelDAGToDAG.cpp.
References llvm::ISD::AND, llvm::CallingConv::C, llvm::SelectionDAGISel::CurDAG, llvm::dyn_cast(), llvm::APInt::getHighBitsSet(), llvm::MVT::getSizeInBits(), and N.