LLVM 24.0.0git
AMDGPUTargetStreamer.cpp
Go to the documentation of this file.
1//===-- AMDGPUTargetStreamer.cpp - Mips Target Streamer Methods -----------===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9// This file provides AMDGPU specific target streamer methods.
10//
11//===----------------------------------------------------------------------===//
12
13#include "AMDGPUTargetStreamer.h"
14#include "AMDGPUMCExpr.h"
15#include "AMDGPUMCKernelDescriptor.h"
16#include "AMDGPUMCTargetDesc.h"
17#include "AMDGPUPTNote.h"
18#include "Utils/AMDGPUBaseInfo.h"
19#include "Utils/AMDKernelCodeTUtils.h"
20#include "llvm/BinaryFormat/AMDGPUMetadataVerifier.h"
21#include "llvm/BinaryFormat/ELF.h"
22#include "llvm/MC/MCAsmInfo.h"
23#include "llvm/MC/MCAssembler.h"
24#include "llvm/MC/MCContext.h"
25#include "llvm/MC/MCELFObjectWriter.h"
26#include "llvm/MC/MCELFStreamer.h"
27#include "llvm/MC/MCSubtargetInfo.h"
28#include "llvm/MC/StringTableBuilder.h"
29#include "llvm/Support/AMDGPUMetadata.h"
30#include "llvm/Support/AMDGPUObjLinkingInfo.h"
31#include "llvm/Support/AMDHSAKernelDescriptor.h"
32#include "llvm/Support/CommandLine.h"
33#include "llvm/Support/FormattedStream.h"
34#include "llvm/TargetParser/AMDGPUTargetParser.h"
35
36using namespace llvm;
37using namespace llvm::AMDGPU;
38
39//===----------------------------------------------------------------------===//
40// AMDGPUTargetStreamer
41//===----------------------------------------------------------------------===//
42
43static cl::opt<unsigned>
44 ForceGenericVersion("amdgpu-force-generic-version",
45 cl::desc("Force a specific generic_v<N> flag to be "
46 "added. For testing purposes only."),
47 cl::ReallyHidden, cl::init(0));
48
49void AMDGPUTargetStreamer::initializeTargetID(const MCSubtargetInfo &STI,
50 bool ApplyFeatureString) {
51 assert(TargetID == std::nullopt && "TargetID can only be initialized once");
52 // Apply xnack/sramecc from subtarget features only in MC contexts
53 // (assembler), not in codegen where they come from module flags
54 TargetID = AMDGPU::createAMDGPUTargetID(
55 STI, ApplyFeatureString ? STI.getFeatureString() : "");
56}
57
58bool AMDGPUTargetStreamer::EmitHSAMetadataV3(StringRef HSAMetadataString) {
59 msgpack::Document HSAMetadataDoc;
60 if (!HSAMetadataDoc.fromYAML(HSAMetadataString))
61 return false;
62 return EmitHSAMetadata(HSAMetadataDoc, false);
63}
64
65StringRef AMDGPUTargetStreamer::getArchNameFromElfMach(unsigned ElfMach) {
66 AMDGPU::GPUKind AK;
67
68 // clang-format off
69 switch (ElfMach) {
70 case ELF::EF_AMDGPU_MACH_R600_R600: AK = GK_R600; break;
71 case ELF::EF_AMDGPU_MACH_R600_R630: AK = GK_R630; break;
72 case ELF::EF_AMDGPU_MACH_R600_RS880: AK = GK_RS880; break;
73 case ELF::EF_AMDGPU_MACH_R600_RV670: AK = GK_RV670; break;
74 case ELF::EF_AMDGPU_MACH_R600_RV710: AK = GK_RV710; break;
75 case ELF::EF_AMDGPU_MACH_R600_RV730: AK = GK_RV730; break;
76 case ELF::EF_AMDGPU_MACH_R600_RV770: AK = GK_RV770; break;
77 case ELF::EF_AMDGPU_MACH_R600_CEDAR: AK = GK_CEDAR; break;
78 case ELF::EF_AMDGPU_MACH_R600_CYPRESS: AK = GK_CYPRESS; break;
79 case ELF::EF_AMDGPU_MACH_R600_JUNIPER: AK = GK_JUNIPER; break;
80 case ELF::EF_AMDGPU_MACH_R600_REDWOOD: AK = GK_REDWOOD; break;
81 case ELF::EF_AMDGPU_MACH_R600_SUMO: AK = GK_SUMO; break;
82 case ELF::EF_AMDGPU_MACH_R600_BARTS: AK = GK_BARTS; break;
83 case ELF::EF_AMDGPU_MACH_R600_CAICOS: AK = GK_CAICOS; break;
84 case ELF::EF_AMDGPU_MACH_R600_CAYMAN: AK = GK_CAYMAN; break;
85 case ELF::EF_AMDGPU_MACH_R600_TURKS: AK = GK_TURKS; break;
86 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX600: AK = GK_GFX600; break;
87 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX601: AK = GK_GFX601; break;
88 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX602: AK = GK_GFX602; break;
89 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX700: AK = GK_GFX700; break;
90 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX701: AK = GK_GFX701; break;
91 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX702: AK = GK_GFX702; break;
92 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX703: AK = GK_GFX703; break;
93 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX704: AK = GK_GFX704; break;
94 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX705: AK = GK_GFX705; break;
95 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX801: AK = GK_GFX801; break;
96 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX802: AK = GK_GFX802; break;
97 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX803: AK = GK_GFX803; break;
98 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX805: AK = GK_GFX805; break;
99 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX810: AK = GK_GFX810; break;
100 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX900: AK = GK_GFX900; break;
101 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX902: AK = GK_GFX902; break;
102 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX904: AK = GK_GFX904; break;
103 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX906: AK = GK_GFX906; break;
104 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX908: AK = GK_GFX908; break;
105 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX909: AK = GK_GFX909; break;
106 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX90A: AK = GK_GFX90A; break;
107 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX90C: AK = GK_GFX90C; break;
108 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX942: AK = GK_GFX942; break;
109 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX950: AK = GK_GFX950; break;
110 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1010: AK = GK_GFX1010; break;
111 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1011: AK = GK_GFX1011; break;
112 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1012: AK = GK_GFX1012; break;
113 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1013: AK = GK_GFX1013; break;
114 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1030: AK = GK_GFX1030; break;
115 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1031: AK = GK_GFX1031; break;
116 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1032: AK = GK_GFX1032; break;
117 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1033: AK = GK_GFX1033; break;
118 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1034: AK = GK_GFX1034; break;
119 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1035: AK = GK_GFX1035; break;
120 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1036: AK = GK_GFX1036; break;
121 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1100: AK = GK_GFX1100; break;
122 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1101: AK = GK_GFX1101; break;
123 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1102: AK = GK_GFX1102; break;
124 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1103: AK = GK_GFX1103; break;
125 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1150: AK = GK_GFX1150; break;
126 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1151: AK = GK_GFX1151; break;
127 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1152: AK = GK_GFX1152; break;
128 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1153: AK = GK_GFX1153; break;
129 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1154: AK = GK_GFX1154; break;
130 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1170: AK = GK_GFX1170; break;
131 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1171: AK = GK_GFX1171; break;
132 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1172: AK = GK_GFX1172; break;
133 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1200: AK = GK_GFX1200; break;
134 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1201: AK = GK_GFX1201; break;
135 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1250_STRICT: AK = GK_GFX1250_STRICT; break;
136 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1250: AK = GK_GFX1250; break;
137 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1251: AK = GK_GFX1251; break;
138 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX1310: AK = GK_GFX1310; break;
139 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX9_GENERIC: AK = GK_GFX9_GENERIC; break;
140 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX9_4_GENERIC: AK = GK_GFX9_4_GENERIC; break;
141 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX10_1_GENERIC: AK = GK_GFX10_1_GENERIC; break;
142 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX10_3_GENERIC: AK = GK_GFX10_3_GENERIC; break;
143 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX11_GENERIC: AK = GK_GFX11_GENERIC; break;
144 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX11_7_GENERIC: AK = GK_GFX11_7_GENERIC; break;
145 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX12_GENERIC: AK = GK_GFX12_GENERIC; break;
146 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX12_5_GENERIC: AK = GK_GFX12_5_GENERIC; break;
147 case ELF::EF_AMDGPU_MACH_AMDGCN_GFX13_GENERIC: AK = GK_GFX13_GENERIC; break;
148 case ELF::EF_AMDGPU_MACH_NONE: AK = GK_NONE; break;
149 default: AK = GK_NONE; break;
150 }
151 // clang-format on
152
153 StringRef GPUName = getArchNameAMDGCN(AK);
154 if (GPUName != "")
155 return GPUName;
156 return getArchNameR600(AK);
157}
158
159unsigned AMDGPUTargetStreamer::getElfMach(StringRef GPU) {
160 AMDGPU::GPUKind AK = parseArchAMDGCN(GPU);
161 if (AK == AMDGPU::GPUKind::GK_NONE)
162 AK = parseArchR600(GPU);
163
164 // clang-format off
165 switch (AK) {
166 case GK_R600: return ELF::EF_AMDGPU_MACH_R600_R600;
167 case GK_R630: return ELF::EF_AMDGPU_MACH_R600_R630;
168 case GK_RS880: return ELF::EF_AMDGPU_MACH_R600_RS880;
169 case GK_RV670: return ELF::EF_AMDGPU_MACH_R600_RV670;
170 case GK_RV710: return ELF::EF_AMDGPU_MACH_R600_RV710;
171 case GK_RV730: return ELF::EF_AMDGPU_MACH_R600_RV730;
172 case GK_RV770: return ELF::EF_AMDGPU_MACH_R600_RV770;
173 case GK_CEDAR: return ELF::EF_AMDGPU_MACH_R600_CEDAR;
174 case GK_CYPRESS: return ELF::EF_AMDGPU_MACH_R600_CYPRESS;
175 case GK_JUNIPER: return ELF::EF_AMDGPU_MACH_R600_JUNIPER;
176 case GK_REDWOOD: return ELF::EF_AMDGPU_MACH_R600_REDWOOD;
177 case GK_SUMO: return ELF::EF_AMDGPU_MACH_R600_SUMO;
178 case GK_BARTS: return ELF::EF_AMDGPU_MACH_R600_BARTS;
179 case GK_CAICOS: return ELF::EF_AMDGPU_MACH_R600_CAICOS;
180 case GK_CAYMAN: return ELF::EF_AMDGPU_MACH_R600_CAYMAN;
181 case GK_TURKS: return ELF::EF_AMDGPU_MACH_R600_TURKS;
182 case GK_GFX600: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX600;
183 case GK_GFX601: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX601;
184 case GK_GFX602: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX602;
185 case GK_GFX700: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX700;
186 case GK_GFX701: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX701;
187 case GK_GFX702: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX702;
188 case GK_GFX703: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX703;
189 case GK_GFX704: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX704;
190 case GK_GFX705: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX705;
191 case GK_GFX801: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX801;
192 case GK_GFX802: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX802;
193 case GK_GFX803: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX803;
194 case GK_GFX805: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX805;
195 case GK_GFX810: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX810;
196 case GK_GFX900: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX900;
197 case GK_GFX902: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX902;
198 case GK_GFX904: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX904;
199 case GK_GFX906: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX906;
200 case GK_GFX908: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX908;
201 case GK_GFX909: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX909;
202 case GK_GFX90A: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX90A;
203 case GK_GFX90C: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX90C;
204 case GK_GFX942: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX942;
205 case GK_GFX950: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX950;
206 case GK_GFX1010: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1010;
207 case GK_GFX1011: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1011;
208 case GK_GFX1012: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1012;
209 case GK_GFX1013: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1013;
210 case GK_GFX1030: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1030;
211 case GK_GFX1031: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1031;
212 case GK_GFX1032: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1032;
213 case GK_GFX1033: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1033;
214 case GK_GFX1034: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1034;
215 case GK_GFX1035: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1035;
216 case GK_GFX1036: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1036;
217 case GK_GFX1100: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1100;
218 case GK_GFX1101: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1101;
219 case GK_GFX1102: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1102;
220 case GK_GFX1103: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1103;
221 case GK_GFX1150: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1150;
222 case GK_GFX1151: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1151;
223 case GK_GFX1152: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1152;
224 case GK_GFX1153: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1153;
225 case GK_GFX1154: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1154;
226 case GK_GFX1170: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1170;
227 case GK_GFX1171: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1171;
228 case GK_GFX1172: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1172;
229 case GK_GFX1200: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1200;
230 case GK_GFX1201: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1201;
231 case GK_GFX1250_STRICT: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1250_STRICT;
232 case GK_GFX1250: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1250;
233 case GK_GFX1251: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1251;
234 case GK_GFX1310: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX1310;
235 case GK_GFX9_GENERIC: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX9_GENERIC;
236 case GK_GFX9_4_GENERIC: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX9_4_GENERIC;
237 case GK_GFX10_1_GENERIC: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX10_1_GENERIC;
238 case GK_GFX10_3_GENERIC: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX10_3_GENERIC;
239 case GK_GFX11_GENERIC: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX11_GENERIC;
240 case GK_GFX11_7_GENERIC: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX11_7_GENERIC;
241 case GK_GFX12_GENERIC: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX12_GENERIC;
242 case GK_GFX12_5_GENERIC: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX12_5_GENERIC;
243 case GK_GFX13_GENERIC: return ELF::EF_AMDGPU_MACH_AMDGCN_GFX13_GENERIC;
244 case GK_GENERIC:
245 case GK_GENERIC_HSA:
246 case GK_NONE: return ELF::EF_AMDGPU_MACH_NONE;
247 }
248 // clang-format on
249
250 llvm_unreachable("unknown GPU");
251}
252
253//===----------------------------------------------------------------------===//
254// AMDGPUTargetAsmStreamer
255//===----------------------------------------------------------------------===//
256
260
261// A hook for emitting stuff at the end.
262// We use it for emitting the accumulated PAL metadata as directives.
263// The PAL metadata is reset after it is emitted.
264void AMDGPUTargetAsmStreamer::finish() {
265 std::string S;
266 getPALMetadata()->toString(S);
267 OS << S;
268
269 // Reset the pal metadata so its data will not affect a compilation that
270 // reuses this object.
271 getPALMetadata()->reset();
272}
273
274void AMDGPUTargetAsmStreamer::EmitDirectiveAMDGCNTarget() {
275 OS << "\t.amdgcn_target \"" << *getTargetID() << "\"\n";
276}
277
278void AMDGPUTargetAsmStreamer::EmitDirectiveAMDHSACodeObjectVersion(
279 unsigned COV) {
280 AMDGPUTargetStreamer::EmitDirectiveAMDHSACodeObjectVersion(COV);
281 OS << "\t.amdhsa_code_object_version " << COV << '\n';
282}
283
284void AMDGPUTargetAsmStreamer::EmitAMDKernelCodeT(AMDGPUMCKernelCodeT &Header) {
285 auto FoldAndPrint = [&](const MCExpr *Expr, raw_ostream &OS,
286 const MCAsmInfo *MAI) {
287 printAMDGPUMCExpr(foldAMDGPUMCExpr(Expr, getContext()), OS, MAI);
288 };
289
290 OS << "\t.amd_kernel_code_t\n";
291 Header.EmitKernelCodeT(OS, getContext(), FoldAndPrint);
292 OS << "\t.end_amd_kernel_code_t\n";
293}
294
295void AMDGPUTargetAsmStreamer::EmitAMDGPUSymbolType(StringRef SymbolName,
296 unsigned Type) {
297 switch (Type) {
298 default:
299 llvm_unreachable("Invalid AMDGPU symbol type");
300 case ELF::STT_AMDGPU_HSA_KERNEL:
301 OS << "\t.amdgpu_hsa_kernel " << SymbolName << '\n';
302 break;
303 }
304}
305
306void AMDGPUTargetAsmStreamer::emitAMDGPULDS(MCSymbol *Symbol, unsigned Size,
307 Align Alignment) {
308 OS << "\t.amdgpu_lds " << Symbol->getName() << ", " << Size << ", "
309 << Alignment.value() << '\n';
310}
311
312void AMDGPUTargetAsmStreamer::EmitMCResourceInfo(
313 const MCSymbol *NumVGPR, const MCSymbol *NumAGPR,
314 const MCSymbol *NumExplicitSGPR, const MCSymbol *NumNamedBarrier,
315 const MCSymbol *PrivateSegmentSize, const MCSymbol *UsesVCC,
316 const MCSymbol *UsesFlatScratch, const MCSymbol *HasDynamicallySizedStack,
317 const MCSymbol *HasRecursion, const MCSymbol *HasIndirectCall) {
318#define PRINT_RES_INFO(ARG) \
319 OS << "\t.set "; \
320 ARG->print(OS, &getContext().getAsmInfo()); \
321 OS << ", "; \
322 getContext().getAsmInfo().printExpr(OS, *ARG->getVariableValue()); \
323 Streamer.addBlankLine();
324
325 PRINT_RES_INFO(NumVGPR);
326 PRINT_RES_INFO(NumAGPR);
327 PRINT_RES_INFO(NumExplicitSGPR);
328 PRINT_RES_INFO(NumNamedBarrier);
329 PRINT_RES_INFO(PrivateSegmentSize);
330 PRINT_RES_INFO(UsesVCC);
331 PRINT_RES_INFO(UsesFlatScratch);
332 PRINT_RES_INFO(HasDynamicallySizedStack);
333 PRINT_RES_INFO(HasRecursion);
334 PRINT_RES_INFO(HasIndirectCall);
335#undef PRINT_RES_INFO
336}
337
338void AMDGPUTargetAsmStreamer::EmitMCResourceMaximums(
339 const MCSymbol *MaxVGPR, const MCSymbol *MaxAGPR, const MCSymbol *MaxSGPR,
340 const MCSymbol *MaxNamedBarrier) {
341#define PRINT_RES_INFO(ARG) \
342 OS << "\t.set "; \
343 ARG->print(OS, &getContext().getAsmInfo()); \
344 OS << ", "; \
345 getContext().getAsmInfo().printExpr(OS, *ARG->getVariableValue()); \
346 Streamer.addBlankLine();
347
348 PRINT_RES_INFO(MaxVGPR);
349 PRINT_RES_INFO(MaxAGPR);
350 PRINT_RES_INFO(MaxSGPR);
351 PRINT_RES_INFO(MaxNamedBarrier);
352#undef PRINT_RES_INFO
353}
354
355bool AMDGPUTargetAsmStreamer::EmitISAVersion() {
356 OS << "\t.amd_amdgpu_isa \"" << getTargetID() << "\"\n";
357 return true;
358}
359
360bool AMDGPUTargetAsmStreamer::EmitHSAMetadata(msgpack::Document &HSAMetadataDoc,
361 bool Strict) {
362 HSAMD::V3::MetadataVerifier Verifier(Strict);
363 if (!Verifier.verify(HSAMetadataDoc.getRoot()))
364 return false;
365
366 std::string HSAMetadataString;
367 raw_string_ostream StrOS(HSAMetadataString);
368 HSAMetadataDoc.toYAML(StrOS);
369
370 OS << '\t' << HSAMD::V3::AssemblerDirectiveBegin << '\n';
371 OS << StrOS.str() << '\n';
372 OS << '\t' << HSAMD::V3::AssemblerDirectiveEnd << '\n';
373 return true;
374}
375
376bool AMDGPUTargetAsmStreamer::EmitCodeEnd(const MCSubtargetInfo &STI) {
377 const uint32_t Encoded_s_code_end = 0xbf9f0000;
378 const uint32_t Encoded_s_nop = 0xbf800000;
379 uint32_t Encoded_pad = Encoded_s_code_end;
380
381 // Instruction cache line size in bytes.
382 const unsigned Log2CacheLineSize = AMDGPU::isGFX11Plus(STI) ? 7 : 6;
383 const unsigned CacheLineSize = 1u << Log2CacheLineSize;
384
385 // Extra padding amount in bytes to support prefetch mode 3.
386 unsigned FillSize = 3 * CacheLineSize;
387
388 if (AMDGPU::isGFX90A(STI)) {
389 Encoded_pad = Encoded_s_nop;
390 FillSize = 16 * CacheLineSize;
391 }
392
393 OS << "\t.p2alignl " << Log2CacheLineSize << ", " << Encoded_pad << '\n';
394 OS << "\t.fill " << (FillSize / 4) << ", 4, " << Encoded_pad << '\n';
395 return true;
396}
397
398void AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor(
399 const MCSubtargetInfo &STI, StringRef KernelName,
400 const MCKernelDescriptor &KD, const MCExpr *NextVGPR,
401 const MCExpr *NextSGPR, const MCExpr *ReserveVCC,
402 const MCExpr *ReserveFlatScr) {
403 IsaVersion IVersion = getIsaVersion(STI.getCPU());
404 const MCAsmInfo &MAI = getContext().getAsmInfo();
405
406 OS << "\t.amdhsa_kernel " << KernelName << '\n';
407
408 auto PrintField = [&](const MCExpr *Expr, uint32_t Shift, uint32_t Mask,
409 StringRef Directive) {
410 OS << "\t\t" << Directive << ' ';
411 const MCExpr *ShiftedAndMaskedExpr =
412 MCKernelDescriptor::bits_get(Expr, Shift, Mask, getContext());
413 const MCExpr *New = foldAMDGPUMCExpr(ShiftedAndMaskedExpr, getContext());
414 printAMDGPUMCExpr(New, OS, &MAI);
415 OS << '\n';
416 };
417
418 auto EmitMCExpr = [&](const MCExpr *Value) {
419 const MCExpr *NewExpr = foldAMDGPUMCExpr(Value, getContext());
420 printAMDGPUMCExpr(NewExpr, OS, &MAI);
421 };
422
423 OS << "\t\t.amdhsa_group_segment_fixed_size ";
424 EmitMCExpr(KD.group_segment_fixed_size);
425 OS << '\n';
426
427 OS << "\t\t.amdhsa_private_segment_fixed_size ";
428 EmitMCExpr(KD.private_segment_fixed_size);
429 OS << '\n';
430
431 OS << "\t\t.amdhsa_kernarg_size ";
432 EmitMCExpr(KD.kernarg_size);
433 OS << '\n';
434
435 if (isGFX1250Plus(STI)) {
436 PrintField(KD.compute_pgm_rsrc2,
437 amdhsa::COMPUTE_PGM_RSRC2_GFX125_USER_SGPR_COUNT_SHIFT,
438 amdhsa::COMPUTE_PGM_RSRC2_GFX125_USER_SGPR_COUNT,
439 ".amdhsa_user_sgpr_count");
440 } else {
441 PrintField(KD.compute_pgm_rsrc2,
442 amdhsa::COMPUTE_PGM_RSRC2_GFX6_GFX120_USER_SGPR_COUNT_SHIFT,
443 amdhsa::COMPUTE_PGM_RSRC2_GFX6_GFX120_USER_SGPR_COUNT,
444 ".amdhsa_user_sgpr_count");
445 }
446
447 if (!hasArchitectedFlatScratch(STI))
448 PrintField(
449 KD.kernel_code_properties,
450 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT,
451 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER,
452 ".amdhsa_user_sgpr_private_segment_buffer");
453 PrintField(KD.kernel_code_properties,
454 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT,
455 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR,
456 ".amdhsa_user_sgpr_dispatch_ptr");
457 PrintField(KD.kernel_code_properties,
458 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT,
459 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR,
460 ".amdhsa_user_sgpr_queue_ptr");
461 PrintField(KD.kernel_code_properties,
462 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT,
463 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR,
464 ".amdhsa_user_sgpr_kernarg_segment_ptr");
465 PrintField(KD.kernel_code_properties,
466 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT,
467 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID,
468 ".amdhsa_user_sgpr_dispatch_id");
469 if (!hasArchitectedFlatScratch(STI))
470 PrintField(KD.kernel_code_properties,
471 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT,
472 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT,
473 ".amdhsa_user_sgpr_flat_scratch_init");
474 if (hasKernargPreload(STI)) {
475 PrintField(KD.kernarg_preload, amdhsa::KERNARG_PRELOAD_SPEC_LENGTH_SHIFT,
476 amdhsa::KERNARG_PRELOAD_SPEC_LENGTH,
477 ".amdhsa_user_sgpr_kernarg_preload_length");
478 PrintField(KD.kernarg_preload, amdhsa::KERNARG_PRELOAD_SPEC_OFFSET_SHIFT,
479 amdhsa::KERNARG_PRELOAD_SPEC_OFFSET,
480 ".amdhsa_user_sgpr_kernarg_preload_offset");
481 }
482 PrintField(
483 KD.kernel_code_properties,
484 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT,
485 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE,
486 ".amdhsa_user_sgpr_private_segment_size");
487 if (IVersion.Major >= 10)
488 PrintField(KD.kernel_code_properties,
489 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT,
490 amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32,
491 ".amdhsa_wavefront_size32");
492 if (CodeObjectVersion >= AMDGPU::AMDHSA_COV5)
493 PrintField(KD.kernel_code_properties,
494 amdhsa::KERNEL_CODE_PROPERTY_USES_DYNAMIC_STACK_SHIFT,
495 amdhsa::KERNEL_CODE_PROPERTY_USES_DYNAMIC_STACK,
496 ".amdhsa_uses_dynamic_stack");
497 PrintField(KD.compute_pgm_rsrc2,
498 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT_SHIFT,
499 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT,
500 (hasArchitectedFlatScratch(STI)
501 ? ".amdhsa_enable_private_segment"
502 : ".amdhsa_system_sgpr_private_segment_wavefront_offset"));
503 PrintField(KD.compute_pgm_rsrc2,
504 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X_SHIFT,
505 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X,
506 ".amdhsa_system_sgpr_workgroup_id_x");
507 PrintField(KD.compute_pgm_rsrc2,
508 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y_SHIFT,
509 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y,
510 ".amdhsa_system_sgpr_workgroup_id_y");
511 PrintField(KD.compute_pgm_rsrc2,
512 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z_SHIFT,
513 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z,
514 ".amdhsa_system_sgpr_workgroup_id_z");
515 PrintField(KD.compute_pgm_rsrc2,
516 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO_SHIFT,
517 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO,
518 ".amdhsa_system_sgpr_workgroup_info");
519 PrintField(KD.compute_pgm_rsrc2,
520 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID_SHIFT,
521 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID,
522 ".amdhsa_system_vgpr_workitem_id");
523
524 // These directives are required.
525 OS << "\t\t.amdhsa_next_free_vgpr ";
526 EmitMCExpr(NextVGPR);
527 OS << '\n';
528
529 OS << "\t\t.amdhsa_next_free_sgpr ";
530 EmitMCExpr(NextSGPR);
531 OS << '\n';
532
533 if (AMDGPU::isGFX90A(STI)) {
534 // MCExpr equivalent of taking the (accum_offset + 1) * 4.
535 const MCExpr *accum_bits = MCKernelDescriptor::bits_get(
536 KD.compute_pgm_rsrc3,
537 amdhsa::COMPUTE_PGM_RSRC3_GFX90A_ACCUM_OFFSET_SHIFT,
538 amdhsa::COMPUTE_PGM_RSRC3_GFX90A_ACCUM_OFFSET, getContext());
539 accum_bits = MCBinaryExpr::createAdd(
540 accum_bits, MCConstantExpr::create(1, getContext()), getContext());
541 accum_bits = MCBinaryExpr::createMul(
542 accum_bits, MCConstantExpr::create(4, getContext()), getContext());
543 OS << "\t\t.amdhsa_accum_offset ";
544 const MCExpr *New = foldAMDGPUMCExpr(accum_bits, getContext());
545 printAMDGPUMCExpr(New, OS, &MAI);
546 OS << '\n';
547 }
548
549 if (isGFX1250Plus(STI))
550 PrintField(KD.compute_pgm_rsrc3,
551 amdhsa::COMPUTE_PGM_RSRC3_GFX125_NAMED_BAR_CNT_SHIFT,
552 amdhsa::COMPUTE_PGM_RSRC3_GFX125_NAMED_BAR_CNT,
553 ".amdhsa_named_barrier_count");
554
555 OS << "\t\t.amdhsa_reserve_vcc ";
556 EmitMCExpr(ReserveVCC);
557 OS << '\n';
558
559 if (IVersion.Major >= 7 && !hasArchitectedFlatScratch(STI)) {
560 OS << "\t\t.amdhsa_reserve_flat_scratch ";
561 EmitMCExpr(ReserveFlatScr);
562 OS << '\n';
563 }
564
565 switch (CodeObjectVersion) {
566 default:
567 break;
568 case AMDGPU::AMDHSA_COV4:
569 case AMDGPU::AMDHSA_COV5:
570 if (STI.hasFeature(AMDGPU::FeatureSupportsXNACK)) {
571 bool XnackOn = getTargetID()->isXnackOnOrAny();
572 OS << "\t\t.amdhsa_reserve_xnack_mask " << XnackOn << '\n';
573 }
574 break;
575 }
576
577 PrintField(KD.compute_pgm_rsrc1,
578 amdhsa::COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32_SHIFT,
579 amdhsa::COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32,
580 ".amdhsa_float_round_mode_32");
581 PrintField(KD.compute_pgm_rsrc1,
582 amdhsa::COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64_SHIFT,
583 amdhsa::COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64,
584 ".amdhsa_float_round_mode_16_64");
585 PrintField(KD.compute_pgm_rsrc1,
586 amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32_SHIFT,
587 amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32,
588 ".amdhsa_float_denorm_mode_32");
589 PrintField(KD.compute_pgm_rsrc1,
590 amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64_SHIFT,
591 amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64,
592 ".amdhsa_float_denorm_mode_16_64");
593 if (STI.hasFeature(AMDGPU::FeatureDX10ClampAndIEEEMode)) {
594 PrintField(KD.compute_pgm_rsrc1,
595 amdhsa::COMPUTE_PGM_RSRC1_GFX6_GFX11_ENABLE_DX10_CLAMP_SHIFT,
596 amdhsa::COMPUTE_PGM_RSRC1_GFX6_GFX11_ENABLE_DX10_CLAMP,
597 ".amdhsa_dx10_clamp");
598 PrintField(KD.compute_pgm_rsrc1,
599 amdhsa::COMPUTE_PGM_RSRC1_GFX6_GFX11_ENABLE_IEEE_MODE_SHIFT,
600 amdhsa::COMPUTE_PGM_RSRC1_GFX6_GFX11_ENABLE_IEEE_MODE,
601 ".amdhsa_ieee_mode");
602 }
603 if (IVersion.Major >= 9) {
604 PrintField(KD.compute_pgm_rsrc1,
605 amdhsa::COMPUTE_PGM_RSRC1_GFX9_PLUS_FP16_OVFL_SHIFT,
606 amdhsa::COMPUTE_PGM_RSRC1_GFX9_PLUS_FP16_OVFL,
607 ".amdhsa_fp16_overflow");
608 }
609 if (AMDGPU::isGFX90A(STI))
610 PrintField(KD.compute_pgm_rsrc3,
611 amdhsa::COMPUTE_PGM_RSRC3_GFX90A_TG_SPLIT_SHIFT,
612 amdhsa::COMPUTE_PGM_RSRC3_GFX90A_TG_SPLIT, ".amdhsa_tg_split");
613 if (AMDGPU::supportsWGP(STI))
614 PrintField(KD.compute_pgm_rsrc1,
615 amdhsa::COMPUTE_PGM_RSRC1_GFX10_PLUS_WGP_MODE_SHIFT,
616 amdhsa::COMPUTE_PGM_RSRC1_GFX10_PLUS_WGP_MODE,
617 ".amdhsa_workgroup_processor_mode");
618 if (IVersion.Major >= 10) {
619 PrintField(KD.compute_pgm_rsrc1,
620 amdhsa::COMPUTE_PGM_RSRC1_GFX10_PLUS_MEM_ORDERED_SHIFT,
621 amdhsa::COMPUTE_PGM_RSRC1_GFX10_PLUS_MEM_ORDERED,
622 ".amdhsa_memory_ordered");
623 PrintField(KD.compute_pgm_rsrc1,
624 amdhsa::COMPUTE_PGM_RSRC1_GFX10_PLUS_FWD_PROGRESS_SHIFT,
625 amdhsa::COMPUTE_PGM_RSRC1_GFX10_PLUS_FWD_PROGRESS,
626 ".amdhsa_forward_progress");
627 }
628 if (IVersion.Major >= 10 && IVersion.Major < 12) {
629 PrintField(KD.compute_pgm_rsrc3,
630 amdhsa::COMPUTE_PGM_RSRC3_GFX10_GFX11_SHARED_VGPR_COUNT_SHIFT,
631 amdhsa::COMPUTE_PGM_RSRC3_GFX10_GFX11_SHARED_VGPR_COUNT,
632 ".amdhsa_shared_vgpr_count");
633 }
634 if (IVersion.Major == 11) {
635 PrintField(KD.compute_pgm_rsrc3,
636 amdhsa::COMPUTE_PGM_RSRC3_GFX11_INST_PREF_SIZE_SHIFT,
637 amdhsa::COMPUTE_PGM_RSRC3_GFX11_INST_PREF_SIZE,
638 ".amdhsa_inst_pref_size");
639 }
640 if (IVersion.Major >= 12) {
641 PrintField(KD.compute_pgm_rsrc3,
642 amdhsa::COMPUTE_PGM_RSRC3_GFX12_PLUS_INST_PREF_SIZE_SHIFT,
643 amdhsa::COMPUTE_PGM_RSRC3_GFX12_PLUS_INST_PREF_SIZE,
644 ".amdhsa_inst_pref_size");
645 PrintField(KD.compute_pgm_rsrc1,
646 amdhsa::COMPUTE_PGM_RSRC1_GFX12_PLUS_ENABLE_WG_RR_EN_SHIFT,
647 amdhsa::COMPUTE_PGM_RSRC1_GFX12_PLUS_ENABLE_WG_RR_EN,
648 ".amdhsa_round_robin_scheduling");
649 }
650 PrintField(
651 KD.compute_pgm_rsrc2,
652 amdhsa::
653 COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION_SHIFT,
654 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION,
655 ".amdhsa_exception_fp_ieee_invalid_op");
656 PrintField(
657 KD.compute_pgm_rsrc2,
658 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE_SHIFT,
659 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE,
660 ".amdhsa_exception_fp_denorm_src");
661 PrintField(
662 KD.compute_pgm_rsrc2,
663 amdhsa::
664 COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO_SHIFT,
665 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO,
666 ".amdhsa_exception_fp_ieee_div_zero");
667 PrintField(
668 KD.compute_pgm_rsrc2,
669 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW_SHIFT,
670 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW,
671 ".amdhsa_exception_fp_ieee_overflow");
672 PrintField(
673 KD.compute_pgm_rsrc2,
674 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW_SHIFT,
675 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW,
676 ".amdhsa_exception_fp_ieee_underflow");
677 PrintField(
678 KD.compute_pgm_rsrc2,
679 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT_SHIFT,
680 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT,
681 ".amdhsa_exception_fp_ieee_inexact");
682 PrintField(
683 KD.compute_pgm_rsrc2,
684 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO_SHIFT,
685 amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO,
686 ".amdhsa_exception_int_div_zero");
687
688 OS << "\t.end_amdhsa_kernel\n";
689}
690
691namespace {
692/// Callback type invoked by \c forEachInfoScope for each function scope in
693/// the canonical iteration order. The scope is emitted exactly once per
694/// unique \p Sym regardless of how many flat entries reference it.
695using InfoScopeEmitter = function_ref<void(
696 MCSymbol *Sym, const AMDGPU::FuncInfo *Info, ArrayRef<MCSymbol *> Uses,
697 ArrayRef<MCSymbol *> Calls, ArrayRef<StringRef> IndirectCallTypeIds,
698 ArrayRef<StringRef> TypeIds)>;
699
700/// Group the flat edge lists in \p Data by source function symbol and drive
701/// per-scope emission. A scope is opened for every function with attached
702/// info and for every function that appears only as an edge source; each
703/// scope is emitted exactly once. Both the asm and ELF streamers share this
704/// iteration logic and only differ in the per-scope emission callback.
705static void forEachInfoScope(const AMDGPU::InfoSectionData &Data,
706 InfoScopeEmitter Emit) {
707 DenseMap<MCSymbol *, SmallVector<MCSymbol *, 2>> FuncUses;
708 DenseMap<MCSymbol *, SmallVector<MCSymbol *, 4>> FuncCalls;
709 DenseMap<MCSymbol *, SmallVector<StringRef, 2>> FuncIndirectCalls;
710 DenseMap<MCSymbol *, SmallVector<StringRef, 1>> FuncTypeIds;
711 for (const auto &[Func, Res] : Data.Uses)
712 FuncUses[Func].push_back(Res);
713 for (const auto &[Src, Dst] : Data.Calls)
714 FuncCalls[Src].push_back(Dst);
715 for (const auto &[Func, TypeId] : Data.IndirectCalls)
716 FuncIndirectCalls[Func].push_back(TypeId);
717 for (const auto &[Sym, TypeId] : Data.TypeIds)
718 FuncTypeIds[Sym].push_back(TypeId);
719
720 DenseSet<MCSymbol *> Emitted;
721 auto EmitIfNew = [&](MCSymbol *Sym, const AMDGPU::FuncInfo *Info) {
722 if (!Emitted.insert(Sym).second)
723 return;
724 ArrayRef<MCSymbol *> Uses, Calls;
725 ArrayRef<StringRef> IndirectCallTypeIds, TypeIds;
726 if (auto It = FuncUses.find(Sym); It != FuncUses.end())
727 Uses = It->second;
728 if (auto It = FuncCalls.find(Sym); It != FuncCalls.end())
729 Calls = It->second;
730 if (auto It = FuncIndirectCalls.find(Sym); It != FuncIndirectCalls.end())
731 IndirectCallTypeIds = It->second;
732 if (auto It = FuncTypeIds.find(Sym); It != FuncTypeIds.end())
733 TypeIds = It->second;
734 Emit(Sym, Info, Uses, Calls, IndirectCallTypeIds, TypeIds);
735 };
736
737 for (const AMDGPU::FuncInfo &Func : Data.Funcs)
738 EmitIfNew(Func.Sym, &Func);
739 // Emit scopes for functions that only appear as edge sources (e.g. typeid
740 // tags on address-taken declarations, or callers of external functions).
741 for (const auto &[Sym, TypeId] : Data.TypeIds)
742 EmitIfNew(Sym, nullptr);
743 for (const auto &[Sym, Res] : Data.Uses)
744 EmitIfNew(Sym, nullptr);
745 for (const auto &[Sym, Dst] : Data.Calls)
746 EmitIfNew(Sym, nullptr);
747 for (const auto &[Sym, TypeId] : Data.IndirectCalls)
748 EmitIfNew(Sym, nullptr);
749}
750} // namespace
751
752void AMDGPUTargetAsmStreamer::emitAMDGPUInfo(
753 const AMDGPU::InfoSectionData &Data) {
754 forEachInfoScope(Data, [&](MCSymbol *Sym, const AMDGPU::FuncInfo *Info,
755 ArrayRef<MCSymbol *> Uses,
756 ArrayRef<MCSymbol *> Calls,
757 ArrayRef<StringRef> IndirectCallTypeIds,
758 ArrayRef<StringRef> TypeIds) {
759 OS << "\t.amdgpu_info " << Sym->getName() << '\n';
760 if (Info) {
761 AMDGPU::FuncInfoFlags Flags{};
762 if (Info->UsesVCC)
763 Flags |= AMDGPU::FuncInfoFlags::FUNC_USES_VCC;
764 if (Info->UsesFlatScratch)
765 Flags |= AMDGPU::FuncInfoFlags::FUNC_USES_FLAT_SCRATCH;
766 if (Info->HasDynStack)
767 Flags |= AMDGPU::FuncInfoFlags::FUNC_HAS_DYN_STACK;
768 OS << "\t\t.amdgpu_flags " << llvm::to_underlying(Flags) << '\n';
769 OS << "\t\t.amdgpu_num_sgpr " << Info->NumSGPR << '\n';
770 OS << "\t\t.amdgpu_num_vgpr " << Info->NumArchVGPR << '\n';
771 if (Info->NumAccVGPR)
772 OS << "\t\t.amdgpu_num_agpr " << Info->NumAccVGPR << '\n';
773 OS << "\t\t.amdgpu_private_segment_size " << Info->PrivateSegmentSize
774 << '\n';
775 }
776 for (MCSymbol *Res : Uses)
777 OS << "\t\t.amdgpu_use " << Res->getName() << '\n';
778 for (MCSymbol *Dst : Calls)
779 OS << "\t\t.amdgpu_call " << Dst->getName() << '\n';
780 for (StringRef TypeId : IndirectCallTypeIds)
781 OS << "\t\t.amdgpu_indirect_call \"" << TypeId << "\"\n";
782 for (StringRef TypeId : TypeIds)
783 OS << "\t\t.amdgpu_typeid \"" << TypeId << "\"\n";
784 OS << "\t.end_amdgpu_info\n\n";
785 });
786}
787
788//===----------------------------------------------------------------------===//
789// AMDGPUTargetELFStreamer
790//===----------------------------------------------------------------------===//
791
795
796MCELFStreamer &AMDGPUTargetELFStreamer::getStreamer() {
797 return static_cast<MCELFStreamer &>(Streamer);
798}
799
800// A hook for emitting stuff at the end.
801// We use it for emitting the accumulated PAL metadata as a .note record.
802// The PAL metadata is reset after it is emitted.
803void AMDGPUTargetELFStreamer::finish() {
804 ELFObjectWriter &W = getStreamer().getWriter();
805 W.setELFHeaderEFlags(getEFlags());
806 W.setOverrideABIVersion(
807 getELFABIVersion(STI.getTargetTriple(), CodeObjectVersion));
808
809 std::string Blob;
810 const char *Vendor = getPALMetadata()->getVendor();
811 unsigned Type = getPALMetadata()->getType();
812 getPALMetadata()->toBlob(Type, Blob);
813 if (Blob.empty())
814 return;
815 EmitNote(Vendor, MCConstantExpr::create(Blob.size(), getContext()), Type,
816 [&](MCELFStreamer &OS) { OS.emitBytes(Blob); });
817
818 // Reset the pal metadata so its data will not affect a compilation that
819 // reuses this object.
820 getPALMetadata()->reset();
821}
822
823void AMDGPUTargetELFStreamer::EmitNote(
824 StringRef Name, const MCExpr *DescSZ, unsigned NoteType,
825 function_ref<void(MCELFStreamer &)> EmitDesc) {
826 auto &S = getStreamer();
827 auto &Context = S.getContext();
828
829 auto NameSZ = Name.size() + 1;
830
831 unsigned NoteFlags = 0;
832 // TODO Apparently, this is currently needed for OpenCL as mentioned in
833 // https://reviews.llvm.org/D74995
834 if (isHsaAbi(STI))
835 NoteFlags = ELF::SHF_ALLOC;
836
837 S.pushSection();
838 S.switchSection(
839 Context.getELFSection(ElfNote::SectionName, ELF::SHT_NOTE, NoteFlags));
840 S.emitInt32(NameSZ); // namesz
841 S.emitValue(DescSZ, 4); // descz
842 S.emitInt32(NoteType); // type
843 S.emitBytes(Name); // name
844 S.emitInt8(0); // null terminator
845 S.emitValueToAlignment(Align(4), 0, 1, 0); // padding 0
846 EmitDesc(S); // desc
847 S.emitValueToAlignment(Align(4), 0, 1, 0); // padding 0
848 S.popSection();
849}
850
851unsigned AMDGPUTargetELFStreamer::getEFlags() {
852 switch (STI.getTargetTriple().getArch()) {
853 default:
854 llvm_unreachable("Unsupported Arch");
855 case Triple::r600:
856 return getEFlagsR600();
857 case Triple::amdgpu:
858 return getEFlagsAMDGCN();
859 }
860}
861
862unsigned AMDGPUTargetELFStreamer::getEFlagsR600() {
863 assert(STI.getTargetTriple().getArch() == Triple::r600);
864
865 return getElfMach(STI.getCPU());
866}
867
868unsigned AMDGPUTargetELFStreamer::getEFlagsAMDGCN() {
869 assert(STI.getTargetTriple().isAMDGCN());
870
871 switch (STI.getTargetTriple().getOS()) {
872 default:
873 // TODO: Why are some tests have "mingw" listed as OS?
874 // llvm_unreachable("Unsupported OS");
875 case Triple::UnknownOS:
876 return getEFlagsUnknownOS();
877 case Triple::AMDHSA:
878 return getEFlagsAMDHSA();
879 case Triple::AMDPAL:
880 return getEFlagsAMDPAL();
881 case Triple::Mesa3D:
882 return getEFlagsMesa3D();
883 }
884}
885
886unsigned AMDGPUTargetELFStreamer::getEFlagsUnknownOS() {
887 // TODO: Why are some tests have "mingw" listed as OS?
888 // assert(STI.getTargetTriple().getOS() == Triple::UnknownOS);
889
890 return getEFlagsV3();
891}
892
893unsigned AMDGPUTargetELFStreamer::getEFlagsAMDHSA() {
894 assert(isHsaAbi(STI));
895
896 if (CodeObjectVersion >= 6)
897 return getEFlagsV6();
898 return getEFlagsV4();
899}
900
901unsigned AMDGPUTargetELFStreamer::getEFlagsAMDPAL() {
902 assert(STI.getTargetTriple().getOS() == Triple::AMDPAL);
903
904 return getEFlagsV3();
905}
906
907unsigned AMDGPUTargetELFStreamer::getEFlagsMesa3D() {
908 assert(STI.getTargetTriple().getOS() == Triple::Mesa3D);
909
910 return getEFlagsV3();
911}
912
913unsigned AMDGPUTargetELFStreamer::getEFlagsV3() {
914 unsigned EFlagsV3 = 0;
915
916 // mach.
917 EFlagsV3 |= getElfMach(STI.getCPU());
918
919 // xnack.
920 if (getTargetID()->isXnackOnOrAny())
921 EFlagsV3 |= ELF::EF_AMDGPU_FEATURE_XNACK_V3;
922 // sramecc.
923 if (getTargetID()->isSramEccOnOrAny())
924 EFlagsV3 |= ELF::EF_AMDGPU_FEATURE_SRAMECC_V3;
925
926 return EFlagsV3;
927}
928
929unsigned AMDGPUTargetELFStreamer::getEFlagsV4() {
930 unsigned EFlagsV4 = 0;
931
932 // mach.
933 EFlagsV4 |= getElfMach(STI.getCPU());
934
935 // xnack.
936 switch (getTargetID()->getXnackSetting()) {
937 case AMDGPU::TargetIDSetting::Unsupported:
938 EFlagsV4 |= ELF::EF_AMDGPU_FEATURE_XNACK_UNSUPPORTED_V4;
939 break;
940 case AMDGPU::TargetIDSetting::Any:
941 EFlagsV4 |= ELF::EF_AMDGPU_FEATURE_XNACK_ANY_V4;
942 break;
943 case AMDGPU::TargetIDSetting::Off:
944 EFlagsV4 |= ELF::EF_AMDGPU_FEATURE_XNACK_OFF_V4;
945 break;
946 case AMDGPU::TargetIDSetting::On:
947 EFlagsV4 |= ELF::EF_AMDGPU_FEATURE_XNACK_ON_V4;
948 break;
949 }
950 // sramecc.
951 switch (getTargetID()->getSramEccSetting()) {
952 case AMDGPU::TargetIDSetting::Unsupported:
953 EFlagsV4 |= ELF::EF_AMDGPU_FEATURE_SRAMECC_UNSUPPORTED_V4;
954 break;
955 case AMDGPU::TargetIDSetting::Any:
956 EFlagsV4 |= ELF::EF_AMDGPU_FEATURE_SRAMECC_ANY_V4;
957 break;
958 case AMDGPU::TargetIDSetting::Off:
959 EFlagsV4 |= ELF::EF_AMDGPU_FEATURE_SRAMECC_OFF_V4;
960 break;
961 case AMDGPU::TargetIDSetting::On:
962 EFlagsV4 |= ELF::EF_AMDGPU_FEATURE_SRAMECC_ON_V4;
963 break;
964 }
965
966 return EFlagsV4;
967}
968
969unsigned AMDGPUTargetELFStreamer::getEFlagsV6() {
970 unsigned Flags = getEFlagsV4();
971
972 unsigned Version = ForceGenericVersion;
973 if (!Version) {
974 switch (parseArchAMDGCN(STI.getCPU())) {
975 case AMDGPU::GK_GFX9_GENERIC:
976 Version = GenericVersion::GFX9;
977 break;
978 case AMDGPU::GK_GFX9_4_GENERIC:
979 Version = GenericVersion::GFX9_4;
980 break;
981 case AMDGPU::GK_GFX10_1_GENERIC:
982 Version = GenericVersion::GFX10_1;
983 break;
984 case AMDGPU::GK_GFX10_3_GENERIC:
985 Version = GenericVersion::GFX10_3;
986 break;
987 case AMDGPU::GK_GFX11_GENERIC:
988 Version = GenericVersion::GFX11;
989 break;
990 case AMDGPU::GK_GFX11_7_GENERIC:
991 Version = GenericVersion::GFX11_7;
992 break;
993 case AMDGPU::GK_GFX12_GENERIC:
994 Version = GenericVersion::GFX12;
995 break;
996 case AMDGPU::GK_GFX12_5_GENERIC:
997 Version = GenericVersion::GFX12_5;
998 break;
999 case AMDGPU::GK_GFX13_GENERIC:
1000 Version = GenericVersion::GFX13;
1001 break;
1002 default:
1003 break;
1004 }
1005 }
1006
1007 // Versions start at 1.
1008 if (Version) {
1009 if (Version > ELF::EF_AMDGPU_GENERIC_VERSION_MAX)
1010 report_fatal_error("Cannot encode generic code object version " +
1011 Twine(Version) +
1012 " - no ELF flag can represent this version!");
1013 Flags |= (Version << ELF::EF_AMDGPU_GENERIC_VERSION_OFFSET);
1014 }
1015
1016 return Flags;
1017}
1018
1019void AMDGPUTargetELFStreamer::EmitDirectiveAMDGCNTarget() {}
1020
1021void AMDGPUTargetELFStreamer::EmitAMDKernelCodeT(AMDGPUMCKernelCodeT &Header) {
1022 MCStreamer &OS = getStreamer();
1023 OS.pushSection();
1024 Header.EmitKernelCodeT(OS, getContext());
1025 OS.popSection();
1026}
1027
1028void AMDGPUTargetELFStreamer::EmitAMDGPUSymbolType(StringRef SymbolName,
1029 unsigned Type) {
1030 auto *Symbol = static_cast<MCSymbolELF *>(
1031 getStreamer().getContext().getOrCreateSymbol(SymbolName));
1032 Symbol->setType(Type);
1033}
1034
1035void AMDGPUTargetELFStreamer::emitAMDGPULDS(MCSymbol *Symbol, unsigned Size,
1036 Align Alignment) {
1037 auto *SymbolELF = static_cast<MCSymbolELF *>(Symbol);
1038 SymbolELF->setType(ELF::STT_OBJECT);
1039
1040 if (!SymbolELF->isBindingSet())
1041 SymbolELF->setBinding(ELF::STB_GLOBAL);
1042
1043 if (SymbolELF->declareCommon(Size, Alignment)) {
1044 report_fatal_error("Symbol: " + Symbol->getName() +
1045 " redeclared as different type");
1046 }
1047
1048 SymbolELF->setIndex(ELF::SHN_AMDGPU_LDS);
1049 SymbolELF->setSize(MCConstantExpr::create(Size, getContext()));
1050}
1051
1052bool AMDGPUTargetELFStreamer::EmitISAVersion() {
1053 // Create two labels to mark the beginning and end of the desc field
1054 // and a MCExpr to calculate the size of the desc field.
1055 auto &Context = getContext();
1056 auto *DescBegin = Context.createTempSymbol();
1057 auto *DescEnd = Context.createTempSymbol();
1058 auto *DescSZ = MCBinaryExpr::createSub(
1059 MCSymbolRefExpr::create(DescEnd, Context),
1060 MCSymbolRefExpr::create(DescBegin, Context), Context);
1061
1062 EmitNote(ElfNote::NoteNameV2, DescSZ, ELF::NT_AMD_HSA_ISA_NAME,
1063 [&](MCELFStreamer &OS) {
1064 OS.emitLabel(DescBegin);
1065
1066 SmallString<32> Str;
1067 raw_svector_ostream StrOS(Str);
1068 StrOS << *getTargetID();
1069
1070 OS.emitBytes(StrOS.str());
1071 OS.emitLabel(DescEnd);
1072 });
1073 return true;
1074}
1075
1076bool AMDGPUTargetELFStreamer::EmitHSAMetadata(msgpack::Document &HSAMetadataDoc,
1077 bool Strict) {
1078 HSAMD::V3::MetadataVerifier Verifier(Strict);
1079 if (!Verifier.verify(HSAMetadataDoc.getRoot()))
1080 return false;
1081
1082 std::string HSAMetadataString;
1083 HSAMetadataDoc.writeToBlob(HSAMetadataString);
1084
1085 // Create two labels to mark the beginning and end of the desc field
1086 // and a MCExpr to calculate the size of the desc field.
1087 auto &Context = getContext();
1088 auto *DescBegin = Context.createTempSymbol();
1089 auto *DescEnd = Context.createTempSymbol();
1090 auto *DescSZ = MCBinaryExpr::createSub(
1091 MCSymbolRefExpr::create(DescEnd, Context),
1092 MCSymbolRefExpr::create(DescBegin, Context), Context);
1093
1094 EmitNote(ElfNote::NoteNameV3, DescSZ, ELF::NT_AMDGPU_METADATA,
1095 [&](MCELFStreamer &OS) {
1096 OS.emitLabel(DescBegin);
1097 OS.emitBytes(HSAMetadataString);
1098 OS.emitLabel(DescEnd);
1099 });
1100 return true;
1101}
1102
1103bool AMDGPUTargetELFStreamer::EmitCodeEnd(const MCSubtargetInfo &STI) {
1104 const uint32_t Encoded_s_code_end = 0xbf9f0000;
1105 const uint32_t Encoded_s_nop = 0xbf800000;
1106 uint32_t Encoded_pad = Encoded_s_code_end;
1107
1108 // Instruction cache line size in bytes.
1109 const unsigned Log2CacheLineSize = AMDGPU::isGFX11Plus(STI) ? 7 : 6;
1110 const unsigned CacheLineSize = 1u << Log2CacheLineSize;
1111
1112 // Extra padding amount in bytes to support prefetch mode 3.
1113 unsigned FillSize = 3 * CacheLineSize;
1114
1115 if (AMDGPU::isGFX90A(STI)) {
1116 Encoded_pad = Encoded_s_nop;
1117 FillSize = 16 * CacheLineSize;
1118 }
1119
1120 MCStreamer &OS = getStreamer();
1121 OS.pushSection();
1122 OS.emitValueToAlignment(Align(CacheLineSize), Encoded_pad, 4);
1123 for (unsigned I = 0; I < FillSize; I += 4)
1124 OS.emitInt32(Encoded_pad);
1125 OS.popSection();
1126 return true;
1127}
1128
1129void AMDGPUTargetELFStreamer::EmitAmdhsaKernelDescriptor(
1130 const MCSubtargetInfo &STI, StringRef KernelName,
1131 const MCKernelDescriptor &KernelDescriptor, const MCExpr *NextVGPR,
1132 const MCExpr *NextSGPR, const MCExpr *ReserveVCC,
1133 const MCExpr *ReserveFlatScr) {
1134 auto &Streamer = getStreamer();
1135 auto &Context = Streamer.getContext();
1136
1137 auto *KernelCodeSymbol =
1138 static_cast<MCSymbolELF *>(Context.getOrCreateSymbol(Twine(KernelName)));
1139 auto *KernelDescriptorSymbol = static_cast<MCSymbolELF *>(
1140 Context.getOrCreateSymbol(Twine(KernelName) + Twine(".kd")));
1141
1142 // Copy kernel descriptor symbol's binding, other and visibility from the
1143 // kernel code symbol.
1144 KernelDescriptorSymbol->setBinding(KernelCodeSymbol->getBinding());
1145 KernelDescriptorSymbol->setOther(KernelCodeSymbol->getOther());
1146 KernelDescriptorSymbol->setVisibility(KernelCodeSymbol->getVisibility());
1147 // Kernel descriptor symbol's type and size are fixed.
1148 KernelDescriptorSymbol->setType(ELF::STT_OBJECT);
1149 KernelDescriptorSymbol->setSize(
1150 MCConstantExpr::create(sizeof(amdhsa::kernel_descriptor_t), Context));
1151
1152 // The visibility of the kernel code symbol must be protected or less to allow
1153 // static relocations from the kernel descriptor to be used.
1154 if (KernelCodeSymbol->getVisibility() == ELF::STV_DEFAULT)
1155 KernelCodeSymbol->setVisibility(ELF::STV_PROTECTED);
1156
1157 Streamer.emitLabel(KernelDescriptorSymbol);
1158 Streamer.emitValue(
1159 KernelDescriptor.group_segment_fixed_size,
1160 sizeof(amdhsa::kernel_descriptor_t::group_segment_fixed_size));
1161 Streamer.emitValue(
1162 KernelDescriptor.private_segment_fixed_size,
1163 sizeof(amdhsa::kernel_descriptor_t::private_segment_fixed_size));
1164 Streamer.emitValue(KernelDescriptor.kernarg_size,
1165 sizeof(amdhsa::kernel_descriptor_t::kernarg_size));
1166
1167 for (uint32_t i = 0; i < sizeof(amdhsa::kernel_descriptor_t::reserved0); ++i)
1168 Streamer.emitInt8(0u);
1169
1170 // FIXME: Remove the use of VK_AMDGPU_REL64 in the expression below. The
1171 // expression being created is:
1172 // (start of kernel code) - (start of kernel descriptor)
1173 // It implies R_AMDGPU_REL64, but ends up being R_AMDGPU_ABS64.
1174 Streamer.emitValue(
1175 MCBinaryExpr::createSub(
1176 MCSymbolRefExpr::create(KernelCodeSymbol, AMDGPUMCExpr::S_REL64,
1177 Context),
1178 MCSymbolRefExpr::create(KernelDescriptorSymbol, Context), Context),
1179 sizeof(amdhsa::kernel_descriptor_t::kernel_code_entry_byte_offset));
1180 for (uint32_t i = 0; i < sizeof(amdhsa::kernel_descriptor_t::reserved1); ++i)
1181 Streamer.emitInt8(0u);
1182 Streamer.emitValue(KernelDescriptor.compute_pgm_rsrc3,
1183 sizeof(amdhsa::kernel_descriptor_t::compute_pgm_rsrc3));
1184 Streamer.emitValue(KernelDescriptor.compute_pgm_rsrc1,
1185 sizeof(amdhsa::kernel_descriptor_t::compute_pgm_rsrc1));
1186 Streamer.emitValue(KernelDescriptor.compute_pgm_rsrc2,
1187 sizeof(amdhsa::kernel_descriptor_t::compute_pgm_rsrc2));
1188 Streamer.emitValue(
1189 KernelDescriptor.kernel_code_properties,
1190 sizeof(amdhsa::kernel_descriptor_t::kernel_code_properties));
1191 Streamer.emitValue(KernelDescriptor.kernarg_preload,
1192 sizeof(amdhsa::kernel_descriptor_t::kernarg_preload));
1193 for (uint32_t i = 0; i < sizeof(amdhsa::kernel_descriptor_t::reserved3); ++i)
1194 Streamer.emitInt8(0u);
1195}
1196
1197void AMDGPUTargetELFStreamer::emitAMDGPUInfo(
1198 const AMDGPU::InfoSectionData &Data) {
1199 MCELFStreamer &S = getStreamer();
1200 MCContext &Context = S.getContext();
1201
1202 StringTableBuilder StrTab(StringTableBuilder::ELF);
1203 auto getOrAddString = [&](StringRef Str) -> uint32_t {
1204 if (Str.empty())
1205 return UINT32_MAX;
1206 return StrTab.add(Str);
1207 };
1208
1209 auto EmitU32Entry = [&](AMDGPU::InfoKind Kind, uint32_t Val) {
1210 S.emitInt8(static_cast<uint8_t>(Kind));
1211 S.emitInt8(4);
1212 S.emitInt32(Val);
1213 };
1214 auto EmitSymEntry = [&](AMDGPU::InfoKind Kind, MCSymbol *Sym) {
1215 S.emitInt8(static_cast<uint8_t>(Kind));
1216 S.emitInt8(8);
1217 S.emitValue(MCSymbolRefExpr::create(Sym, Context), 8);
1218 };
1219
1220 S.pushSection();
1221 MCSectionELF *InfoSec = Context.getELFSection(
1222 ".amdgpu.info", ELF::SHT_PROGBITS, ELF::SHF_EXCLUDE);
1223 S.switchSection(InfoSec);
1224
1225 forEachInfoScope(Data, [&](MCSymbol *Sym, const AMDGPU::FuncInfo *Info,
1226 ArrayRef<MCSymbol *> Uses,
1227 ArrayRef<MCSymbol *> Calls,
1228 ArrayRef<StringRef> IndirectCallTypeIds,
1229 ArrayRef<StringRef> TypeIds) {
1230 EmitSymEntry(AMDGPU::InfoKind::INFO_FUNC, Sym);
1231
1232 if (Info) {
1233 AMDGPU::FuncInfoFlags Flags{};
1234 if (Info->UsesVCC)
1235 Flags |= AMDGPU::FuncInfoFlags::FUNC_USES_VCC;
1236 if (Info->UsesFlatScratch)
1237 Flags |= AMDGPU::FuncInfoFlags::FUNC_USES_FLAT_SCRATCH;
1238 if (Info->HasDynStack)
1239 Flags |= AMDGPU::FuncInfoFlags::FUNC_HAS_DYN_STACK;
1240 EmitU32Entry(AMDGPU::InfoKind::INFO_FLAGS, llvm::to_underlying(Flags));
1241 EmitU32Entry(AMDGPU::InfoKind::INFO_NUM_SGPR, Info->NumSGPR);
1242 EmitU32Entry(AMDGPU::InfoKind::INFO_NUM_VGPR, Info->NumArchVGPR);
1243 // INFO_NUM_AGPR is only emitted when the function actually uses AGPRs,
1244 // since AGPRs are not available on all architectures.
1245 if (Info->NumAccVGPR)
1246 EmitU32Entry(AMDGPU::InfoKind::INFO_NUM_AGPR, Info->NumAccVGPR);
1247 EmitU32Entry(AMDGPU::InfoKind::INFO_PRIVATE_SEGMENT_SIZE,
1248 Info->PrivateSegmentSize);
1249 }
1250
1251 for (MCSymbol *Res : Uses)
1252 EmitSymEntry(AMDGPU::InfoKind::INFO_USE, Res);
1253 for (MCSymbol *Dst : Calls)
1254 EmitSymEntry(AMDGPU::InfoKind::INFO_CALL, Dst);
1255 for (StringRef TypeId : IndirectCallTypeIds) {
1256 EmitU32Entry(AMDGPU::InfoKind::INFO_INDIRECT_CALL,
1257 getOrAddString(TypeId));
1258 }
1259 for (StringRef TypeId : TypeIds)
1260 EmitU32Entry(AMDGPU::InfoKind::INFO_TYPEID, getOrAddString(TypeId));
1261 });
1262
1263 if (!StrTab.empty()) {
1264 StrTab.finalizeInOrder();
1265 MCSectionELF *Sec = Context.getELFSection(".amdgpu.strtab", ELF::SHT_STRTAB,
1266 ELF::SHF_EXCLUDE);
1267 S.switchSection(Sec);
1268 SmallString<128> Buf;
1269 raw_svector_ostream OS(Buf);
1270 StrTab.write(OS);
1271 S.emitBytes(Buf);
1272 }
1273
1274 S.popSection();
1275}
assert
assert(UImm &&(UImm !=~static_cast< T >(0)) &&"Invalid immediate!")
AMDGPUMCKernelDescriptor.h
AMDHSA kernel descriptor MCExpr struct for use in MC layer.
AMDGPUMCTargetDesc.h
Provides AMDGPU specific target descriptions.
AMDGPUMetadataVerifier.h
This is a verifier for AMDGPU HSA metadata, which can verify both well-typed metadata and untyped met...
AMDGPUMetadata.h
AMDGPU metadata definitions and in-memory representations.
AMDGPUObjLinkingInfo.h
Enums shared between the AMDGPU backend (LLVM) and the ELF linker (LLD) for the .amdgpu....
AMDGPUPTNote.h
Enums and constants for AMDGPU PT_NOTE sections.
ForceGenericVersion
static cl::opt< unsigned > ForceGenericVersion("amdgpu-force-generic-version", cl::desc("Force a specific generic_v<N> flag to be " "added. For testing purposes only."), cl::ReallyHidden, cl::init(0))
PRINT_RES_INFO
#define PRINT_RES_INFO(ARG)
AMDHSAKernelDescriptor.h
AMDHSA kernel descriptor definitions.
AMDKernelCodeTUtils.h
MC layer struct for AMDGPUMCKernelCodeT, provides MCExpr functionality where required.
I
#define I(x, y, z)
Definition MD5.cpp:57
Uses
Remove Loads Into Fake Uses
Definition RemoveLoadsIntoFakeUses.cpp:78
Verifier
verify safepoint Safepoint IR Verifier
Definition SafepointIRVerifier.cpp:246
CacheLineSize
static cl::opt< unsigned > CacheLineSize("cache-line-size", cl::init(0), cl::Hidden, cl::desc("Use this to override the target cache line size when " "specified by the user."))
llvm::AMDGPUPALMetadata::getVendor
const char * getVendor() const
Definition AMDGPUPALMetadata.cpp:1014
llvm::AMDGPUPALMetadata::toBlob
void toBlob(unsigned Type, std::string &S)
Definition AMDGPUPALMetadata.cpp:864
llvm::AMDGPUPALMetadata::toString
void toString(std::string &S)
Definition AMDGPUPALMetadata.cpp:811
llvm::AMDGPUTargetAsmStreamer::emitAMDGPUInfo
void emitAMDGPUInfo(const AMDGPU::InfoSectionData &Data) override
Definition AMDGPUTargetStreamer.cpp:752
llvm::AMDGPUTargetAsmStreamer::AMDGPUTargetAsmStreamer
AMDGPUTargetAsmStreamer(MCStreamer &S, formatted_raw_ostream &OS)
Definition AMDGPUTargetStreamer.cpp:257
llvm::AMDGPUTargetAsmStreamer::EmitHSAMetadata
bool EmitHSAMetadata(msgpack::Document &HSAMetadata, bool Strict) override
Definition AMDGPUTargetStreamer.cpp:360
llvm::AMDGPUTargetAsmStreamer::EmitAMDGPUSymbolType
void EmitAMDGPUSymbolType(StringRef SymbolName, unsigned Type) override
Definition AMDGPUTargetStreamer.cpp:295
llvm::AMDGPUTargetAsmStreamer::EmitDirectiveAMDHSACodeObjectVersion
void EmitDirectiveAMDHSACodeObjectVersion(unsigned COV) override
Definition AMDGPUTargetStreamer.cpp:278
llvm::AMDGPUTargetAsmStreamer::EmitMCResourceMaximums
void EmitMCResourceMaximums(const MCSymbol *MaxVGPR, const MCSymbol *MaxAGPR, const MCSymbol *MaxSGPR, const MCSymbol *MaxNamedBarrier) override
Definition AMDGPUTargetStreamer.cpp:338
llvm::AMDGPUTargetAsmStreamer::EmitAMDKernelCodeT
void EmitAMDKernelCodeT(AMDGPU::AMDGPUMCKernelCodeT &Header) override
Definition AMDGPUTargetStreamer.cpp:284
llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor
void EmitAmdhsaKernelDescriptor(const MCSubtargetInfo &STI, StringRef KernelName, const AMDGPU::MCKernelDescriptor &KernelDescriptor, const MCExpr *NextVGPR, const MCExpr *NextSGPR, const MCExpr *ReserveVCC, const MCExpr *ReserveFlatScr) override
Definition AMDGPUTargetStreamer.cpp:398
llvm::AMDGPUTargetAsmStreamer::EmitMCResourceInfo
void EmitMCResourceInfo(const MCSymbol *NumVGPR, const MCSymbol *NumAGPR, const MCSymbol *NumExplicitSGPR, const MCSymbol *NumNamedBarrier, const MCSymbol *PrivateSegmentSize, const MCSymbol *UsesVCC, const MCSymbol *UsesFlatScratch, const MCSymbol *HasDynamicallySizedStack, const MCSymbol *HasRecursion, const MCSymbol *HasIndirectCall) override
Definition AMDGPUTargetStreamer.cpp:312
llvm::AMDGPUTargetAsmStreamer::EmitCodeEnd
bool EmitCodeEnd(const MCSubtargetInfo &STI) override
Definition AMDGPUTargetStreamer.cpp:376
llvm::AMDGPUTargetAsmStreamer::emitAMDGPULDS
void emitAMDGPULDS(MCSymbol *Sym, unsigned Size, Align Alignment) override
Definition AMDGPUTargetStreamer.cpp:306
llvm::AMDGPUTargetELFStreamer::EmitCodeEnd
bool EmitCodeEnd(const MCSubtargetInfo &STI) override
Definition AMDGPUTargetStreamer.cpp:1103
llvm::AMDGPUTargetELFStreamer::EmitAMDKernelCodeT
void EmitAMDKernelCodeT(AMDGPU::AMDGPUMCKernelCodeT &Header) override
Definition AMDGPUTargetStreamer.cpp:1021
llvm::AMDGPUTargetELFStreamer::EmitHSAMetadata
bool EmitHSAMetadata(msgpack::Document &HSAMetadata, bool Strict) override
Definition AMDGPUTargetStreamer.cpp:1076
llvm::AMDGPUTargetELFStreamer::AMDGPUTargetELFStreamer
AMDGPUTargetELFStreamer(MCStreamer &S, const MCSubtargetInfo &STI)
Definition AMDGPUTargetStreamer.cpp:792
llvm::AMDGPUTargetELFStreamer::emitAMDGPULDS
void emitAMDGPULDS(MCSymbol *Sym, unsigned Size, Align Alignment) override
Definition AMDGPUTargetStreamer.cpp:1035
llvm::AMDGPUTargetELFStreamer::EmitAmdhsaKernelDescriptor
void EmitAmdhsaKernelDescriptor(const MCSubtargetInfo &STI, StringRef KernelName, const AMDGPU::MCKernelDescriptor &KernelDescriptor, const MCExpr *NextVGPR, const MCExpr *NextSGPR, const MCExpr *ReserveVCC, const MCExpr *ReserveFlatScr) override
Definition AMDGPUTargetStreamer.cpp:1129
llvm::AMDGPUTargetELFStreamer::EmitAMDGPUSymbolType
void EmitAMDGPUSymbolType(StringRef SymbolName, unsigned Type) override
Definition AMDGPUTargetStreamer.cpp:1028
llvm::AMDGPUTargetELFStreamer::emitAMDGPUInfo
void emitAMDGPUInfo(const AMDGPU::InfoSectionData &Data) override
Definition AMDGPUTargetStreamer.cpp:1197
llvm::AMDGPUTargetStreamer::EmitHSAMetadata
virtual bool EmitHSAMetadata(msgpack::Document &HSAMetadata, bool Strict)
Emit HSA Metadata.
Definition AMDGPUTargetStreamer.h:112
llvm::AMDGPUTargetStreamer::getPALMetadata
AMDGPUPALMetadata * getPALMetadata()
Definition AMDGPUTargetStreamer.h:72
llvm::AMDGPUTargetStreamer::initializeTargetID
void initializeTargetID(const MCSubtargetInfo &STI, bool ApplyFeatureString=false)
Definition AMDGPUTargetStreamer.cpp:49
llvm::AMDGPUTargetStreamer::EmitDirectiveAMDHSACodeObjectVersion
virtual void EmitDirectiveAMDHSACodeObjectVersion(unsigned COV)
Definition AMDGPUTargetStreamer.h:76
llvm::AMDGPUTargetStreamer::EmitHSAMetadataV3
virtual bool EmitHSAMetadataV3(StringRef HSAMetadataString)
Definition AMDGPUTargetStreamer.cpp:58
llvm::AMDGPUTargetStreamer::getElfMach
static unsigned getElfMach(StringRef GPU)
Definition AMDGPUTargetStreamer.cpp:159
llvm::AMDGPUTargetStreamer::getTargetID
const std::optional< AMDGPU::TargetID > & getTargetID() const
Definition AMDGPUTargetStreamer.h:136
llvm::AMDGPUTargetStreamer::TargetID
std::optional< AMDGPU::TargetID > TargetID
Definition AMDGPUTargetStreamer.h:60
llvm::AMDGPUTargetStreamer::getArchNameFromElfMach
static StringRef getArchNameFromElfMach(unsigned ElfMach)
Definition AMDGPUTargetStreamer.cpp:65
llvm::ArrayRef
Represent a constant reference to an array (0 or more elements consecutively in memory),...
Definition ArrayRef.h:40
llvm::DenseMapBase::find
iterator find(const_arg_type_t< KeyT > Val)
Definition DenseMap.h:251
llvm::DenseMapBase::end
iterator end()
Definition DenseMap.h:169
llvm::DenseSet
Implements a dense probed hash-table based set.
Definition DenseSet.h:281
llvm::MCAsmInfo
This class is intended to be used as a base class for asm properties and features specific to the tar...
Definition MCAsmInfo.h:67
llvm::MCBinaryExpr::createAdd
static const MCBinaryExpr * createAdd(const MCExpr *LHS, const MCExpr *RHS, MCContext &Ctx, SMLoc Loc=SMLoc())
Definition MCExpr.h:342
llvm::MCBinaryExpr::createMul
static const MCBinaryExpr * createMul(const MCExpr *LHS, const MCExpr *RHS, MCContext &Ctx)
Definition MCExpr.h:397
llvm::MCBinaryExpr::createSub
static const MCBinaryExpr * createSub(const MCExpr *LHS, const MCExpr *RHS, MCContext &Ctx)
Definition MCExpr.h:427
llvm::MCConstantExpr::create
static LLVM_ABI const MCConstantExpr * create(int64_t Value, MCContext &Ctx, bool PrintInHex=false, unsigned SizeInBytes=0)
Definition MCExpr.cpp:212
llvm::MCContext
Context object for machine code objects.
Definition MCContext.h:83
llvm::MCContext::getOrCreateSymbol
LLVM_ABI MCSymbol * getOrCreateSymbol(const Twine &Name)
Lookup the symbol inside with the specified Name.
Definition MCContext.cpp:208
llvm::MCContext::getAsmInfo
const MCAsmInfo & getAsmInfo() const
Definition MCContext.h:409
llvm::MCELFStreamer::getWriter
ELFObjectWriter & getWriter()
Definition MCELFStreamer.cpp:49
llvm::MCELFStreamer::emitLabel
void emitLabel(MCSymbol *Symbol, SMLoc Loc=SMLoc()) override
Emit a label for Symbol into the current section.
Definition MCELFStreamer.cpp:62
llvm::MCExpr
Base class for the full range of assembler expressions which are needed for parsing.
Definition MCExpr.h:34
llvm::MCObjectStreamer::emitBytes
void emitBytes(StringRef Data) override
Emit the bytes in Data into the output.
Definition MCObjectStreamer.cpp:681
llvm::MCSectionELF
This represents a section on linux, lots of unix variants and some bare metal systems.
Definition MCSectionELF.h:27
llvm::MCStreamer
Streaming machine code generation interface.
Definition MCStreamer.h:222
llvm::MCStreamer::popSection
virtual bool popSection()
Restore the current and previous section from the section stack.
Definition MCStreamer.cpp:1571
llvm::MCStreamer::getContext
MCContext & getContext() const
Definition MCStreamer.h:326
llvm::MCStreamer::emitValue
void emitValue(const MCExpr *Value, unsigned Size, SMLoc Loc=SMLoc())
Definition MCStreamer.cpp:176
llvm::MCStreamer::emitValueToAlignment
virtual void emitValueToAlignment(Align Alignment, int64_t Fill=0, uint8_t FillLen=1, unsigned MaxBytesToEmit=0)
Emit some number of copies of Value until the byte alignment ByteAlignment is reached.
Definition MCStreamer.cpp:1548
llvm::MCStreamer::pushSection
void pushSection()
Save the current and previous section on the section stack.
Definition MCStreamer.h:460
llvm::MCStreamer::switchSection
virtual void switchSection(MCSection *Section, uint32_t Subsec=0)
Set the current section where code is being emitted to Section.
Definition MCStreamer.cpp:1586
llvm::MCStreamer::emitInt32
void emitInt32(uint64_t Value)
Definition MCStreamer.h:769
llvm::MCStreamer::emitInt8
void emitInt8(uint64_t Value)
Definition MCStreamer.h:767
llvm::MCSubtargetInfo
Generic base class for all target subtargets.
Definition MCSubtargetInfo.h:141
llvm::MCSubtargetInfo::hasFeature
bool hasFeature(unsigned Feature) const
Definition MCSubtargetInfo.h:188
llvm::MCSubtargetInfo::getFeatureString
StringRef getFeatureString() const
Definition MCSubtargetInfo.h:186
llvm::MCSubtargetInfo::getTargetTriple
const Triple & getTargetTriple() const
Definition MCSubtargetInfo.h:177
llvm::MCSubtargetInfo::getCPU
StringRef getCPU() const
Definition MCSubtargetInfo.h:178
llvm::MCSymbolELF::setBinding
LLVM_ABI void setBinding(unsigned Binding) const
Definition MCSymbolELF.cpp:43
llvm::MCSymbolELF::setType
LLVM_ABI void setType(unsigned Type) const
Definition MCSymbolELF.cpp:92
llvm::MCSymbolRefExpr::create
static const MCSymbolRefExpr * create(const MCSymbol *Symbol, MCContext &Ctx, SMLoc Loc=SMLoc())
Definition MCExpr.h:213
llvm::MCSymbol
MCSymbol - Instances of this class represent a symbol name in the MC file, and MCSymbols are created ...
Definition MCSymbol.h:42
llvm::MCSymbol::getName
StringRef getName() const
getName - Get the symbol name.
Definition MCSymbol.h:188
llvm::SmallString
SmallString - A SmallString is just a SmallVector with methods and accessors that make it work better...
Definition SmallString.h:26
llvm::StringRef
Represent a constant reference to a string, i.e.
Definition StringRef.h:56
llvm::StringTableBuilder
Utility for building string tables with deduplicated suffixes.
Definition StringTableBuilder.h:25
llvm::StringTableBuilder::finalizeInOrder
LLVM_ABI void finalizeInOrder()
Finalize the string table without reording it.
Definition StringTableBuilder.cpp:134
llvm::StringTableBuilder::add
LLVM_ABI size_t add(CachedHashStringRef S, uint8_t Priority=0)
Add a string to the builder.
Definition StringTableBuilder.cpp:220
llvm::StringTableBuilder::write
LLVM_ABI void write(raw_ostream &OS) const
Definition StringTableBuilder.cpp:61
llvm::Triple::getArch
ArchType getArch() const
Get the parsed architecture type of this triple.
Definition Triple.h:514
llvm::Twine
Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...
Definition Twine.h:82
llvm::Type
The instances of the Type class are immutable: once they are created, they are never changed.
Definition Type.h:46
llvm::Value
LLVM Value Representation.
Definition Value.h:75
llvm::formatted_raw_ostream
formatted_raw_ostream - A raw_ostream that wraps another one and keeps track of line and column posit...
Definition FormattedStream.h:31
llvm::function_ref
An efficient, type-erasing, non-owning reference to a callable.
Definition STLFunctionalExtras.h:37
llvm::msgpack::Document
Simple in-memory representation of a document of msgpack objects with ability to find and create arra...
Definition MsgPackDocument.h:293
llvm::msgpack::Document::getRoot
DocNode & getRoot()
Get ref to the document's root element.
Definition MsgPackDocument.h:317
llvm::msgpack::Document::toYAML
LLVM_ABI void toYAML(raw_ostream &OS)
Convert MsgPack Document to YAML text.
Definition MsgPackDocumentYAML.cpp:247
llvm::msgpack::Document::writeToBlob
LLVM_ABI void writeToBlob(std::string &Blob)
Write a MsgPack document to a binary MsgPack blob.
Definition MsgPackDocument.cpp:355
llvm::msgpack::Document::fromYAML
LLVM_ABI bool fromYAML(StringRef S)
Read YAML text into the MsgPack document. Returns false on failure.
Definition MsgPackDocumentYAML.cpp:253
llvm::raw_ostream
This class implements an extremely fast bulk output stream that can only output to a stream.
Definition raw_ostream.h:53
llvm::raw_string_ostream
A raw_ostream that writes to an std::string.
Definition raw_ostream.h:664
llvm::raw_string_ostream::str
std::string & str()
Returns the string's reference.
Definition raw_ostream.h:682
llvm::raw_svector_ostream
A raw_ostream that writes to an SmallVector or SmallString.
Definition raw_ostream.h:694
llvm::raw_svector_ostream::str
StringRef str() const
Return a StringRef for the vector contents.
Definition raw_ostream.h:723
uint32_t
uint8_t
llvm_unreachable
#define llvm_unreachable(msg)
Marks that the current location is not supposed to be reachable.
Definition ErrorHandling.h:164
llvm::AMDGPU::ElfNote::NoteNameV2
const char NoteNameV2[]
Definition AMDGPUPTNote.h:26
llvm::AMDGPU::ElfNote::SectionName
const char SectionName[]
Definition AMDGPUPTNote.h:24
llvm::AMDGPU::ElfNote::NoteNameV3
const char NoteNameV3[]
Definition AMDGPUPTNote.h:27
llvm::AMDGPU::GenericVersion::GFX12_5
static constexpr unsigned GFX12_5
Definition AMDGPUBaseInfo.h:66
llvm::AMDGPU::GenericVersion::GFX9_4
static constexpr unsigned GFX9_4
Definition AMDGPUBaseInfo.h:60
llvm::AMDGPU::GenericVersion::GFX10_1
static constexpr unsigned GFX10_1
Definition AMDGPUBaseInfo.h:61
llvm::AMDGPU::GenericVersion::GFX10_3
static constexpr unsigned GFX10_3
Definition AMDGPUBaseInfo.h:62
llvm::AMDGPU::GenericVersion::GFX11
static constexpr unsigned GFX11
Definition AMDGPUBaseInfo.h:63
llvm::AMDGPU::GenericVersion::GFX9
static constexpr unsigned GFX9
Definition AMDGPUBaseInfo.h:59
llvm::AMDGPU::GenericVersion::GFX12
static constexpr unsigned GFX12
Definition AMDGPUBaseInfo.h:65
llvm::AMDGPU::GenericVersion::GFX13
static constexpr unsigned GFX13
Definition AMDGPUBaseInfo.h:67
llvm::AMDGPU::GenericVersion::GFX11_7
static constexpr unsigned GFX11_7
Definition AMDGPUBaseInfo.h:64
llvm::AMDGPU::HSAMD::V3::AssemblerDirectiveBegin
constexpr char AssemblerDirectiveBegin[]
HSA metadata beginning assembler directive.
Definition AMDGPUMetadata.h:466
llvm::AMDGPU::HSAMD::V3::AssemblerDirectiveEnd
constexpr char AssemblerDirectiveEnd[]
HSA metadata ending assembler directive.
Definition AMDGPUMetadata.h:468
llvm::AMDGPU::getArchNameR600
LLVM_ABI StringRef getArchNameR600(GPUKind AK)
Definition AMDGPUTargetParser.cpp:299
llvm::AMDGPU::FuncInfoFlags
FuncInfoFlags
Per-function flags packed into INFO_FLAGS entries.
Definition AMDGPUObjLinkingInfo.h:64
llvm::AMDGPU::printAMDGPUMCExpr
void printAMDGPUMCExpr(const MCExpr *Expr, raw_ostream &OS, const MCAsmInfo *MAI)
Definition AMDGPUMCExpr.cpp:750
llvm::AMDGPU::isHsaAbi
bool isHsaAbi(const MCSubtargetInfo &STI)
Definition AMDGPUBaseInfo.cpp:209
llvm::AMDGPU::createAMDGPUTargetID
TargetID createAMDGPUTargetID(const MCSubtargetInfo &STI, StringRef FeatureString)
Construct TargetID from MCSubtargetInfo.
Definition AMDGPUBaseInfo.cpp:1087
llvm::AMDGPU::getIsaVersion
LLVM_ABI IsaVersion getIsaVersion(StringRef GPU)
Definition AMDGPUTargetParser.cpp:358
llvm::AMDGPU::GPUKind
GPUKind
GPU kinds supported by the AMDGPU target.
Definition AMDGPUTargetParser.h:35
llvm::AMDGPU::isGFX90A
bool isGFX90A(const MCSubtargetInfo &STI)
Definition AMDGPUBaseInfo.cpp:2575
llvm::AMDGPU::parseArchAMDGCN
LLVM_ABI GPUKind parseArchAMDGCN(StringRef CPU)
Definition AMDGPUTargetParser.cpp:304
llvm::AMDGPU::hasArchitectedFlatScratch
bool hasArchitectedFlatScratch(const MCSubtargetInfo &STI)
Definition AMDGPUBaseInfo.cpp:2583
llvm::AMDGPU::isGFX11Plus
bool isGFX11Plus(const MCSubtargetInfo &STI)
Definition AMDGPUBaseInfo.cpp:2511
llvm::AMDGPU::foldAMDGPUMCExpr
const MCExpr * foldAMDGPUMCExpr(const MCExpr *Expr, MCContext &Ctx)
Definition AMDGPUMCExpr.cpp:741
llvm::AMDGPU::InfoKind
InfoKind
Entry kind values for the .amdgpu.info section.
Definition AMDGPUObjLinkingInfo.h:32
llvm::AMDGPU::InfoKind::INFO_INDIRECT_CALL
@ INFO_INDIRECT_CALL
Indirect call edge: the function contains an indirect call whose callee is expected to match the type...
Definition AMDGPUObjLinkingInfo.h:56
llvm::AMDGPU::InfoKind::INFO_FLAGS
@ INFO_FLAGS
Bitfield of FuncInfoFlags properties for the function. [u32].
Definition AMDGPUObjLinkingInfo.h:38
llvm::AMDGPU::InfoKind::INFO_FUNC
@ INFO_FUNC
Opens a new function scope.
Definition AMDGPUObjLinkingInfo.h:36
llvm::AMDGPU::InfoKind::INFO_NUM_SGPR
@ INFO_NUM_SGPR
Number of SGPRs explicitly used by the function. [u32].
Definition AMDGPUObjLinkingInfo.h:40
llvm::AMDGPU::InfoKind::INFO_NUM_VGPR
@ INFO_NUM_VGPR
Number of architectural VGPRs used by the function. [u32].
Definition AMDGPUObjLinkingInfo.h:42
llvm::AMDGPU::InfoKind::INFO_CALL
@ INFO_CALL
Direct call edge: the function calls the callee identified by the 8-byte relocated symbol.
Definition AMDGPUObjLinkingInfo.h:52
llvm::AMDGPU::InfoKind::INFO_NUM_AGPR
@ INFO_NUM_AGPR
Number of accumulator VGPRs (AGPRs) used by the function. [u32].
Definition AMDGPUObjLinkingInfo.h:44
llvm::AMDGPU::InfoKind::INFO_TYPEID
@ INFO_TYPEID
Function type ID: tags an address-taken function with a type-ID string (at the given ....
Definition AMDGPUObjLinkingInfo.h:60
llvm::AMDGPU::InfoKind::INFO_PRIVATE_SEGMENT_SIZE
@ INFO_PRIVATE_SEGMENT_SIZE
Private (scratch) memory size in bytes required by the function. [u32].
Definition AMDGPUObjLinkingInfo.h:46
llvm::AMDGPU::InfoKind::INFO_USE
@ INFO_USE
Dependency edge: the function uses the resource identified by the 8-byte relocated symbol (e....
Definition AMDGPUObjLinkingInfo.h:49
llvm::AMDGPU::getArchNameAMDGCN
LLVM_ABI StringRef getArchNameAMDGCN(GPUKind AK)
Definition AMDGPUTargetParser.cpp:275
llvm::AMDGPU::hasKernargPreload
unsigned hasKernargPreload(const MCSubtargetInfo &STI)
Definition AMDGPUBaseInfo.cpp:2599
llvm::AMDGPU::supportsWGP
bool supportsWGP(const MCSubtargetInfo &STI)
Definition AMDGPUBaseInfo.cpp:2543
llvm::AMDGPU::isGFX1250Plus
bool isGFX1250Plus(const MCSubtargetInfo &STI)
Definition AMDGPUBaseInfo.cpp:2533
llvm::AMDGPU::getELFABIVersion
uint8_t getELFABIVersion(const Triple &T, unsigned CodeObjectVersion)
Definition AMDGPUBaseInfo.cpp:239
llvm::AMDGPU::parseArchR600
LLVM_ABI GPUKind parseArchR600(StringRef CPU)
Definition AMDGPUTargetParser.cpp:309
llvm::ELF::NT_AMDGPU_METADATA
@ NT_AMDGPU_METADATA
Definition ELF.h:1999
llvm::ELF::SHN_AMDGPU_LDS
@ SHN_AMDGPU_LDS
Definition ELF.h:1982
llvm::ELF::SHF_EXCLUDE
@ SHF_EXCLUDE
Definition ELF.h:1293
llvm::ELF::SHF_ALLOC
@ SHF_ALLOC
Definition ELF.h:1259
llvm::ELF::SHT_STRTAB
@ SHT_STRTAB
Definition ELF.h:1159
llvm::ELF::SHT_PROGBITS
@ SHT_PROGBITS
Definition ELF.h:1157
llvm::ELF::SHT_NOTE
@ SHT_NOTE
Definition ELF.h:1163
llvm::ELF::STB_GLOBAL
@ STB_GLOBAL
Definition ELF.h:1416
llvm::ELF::STT_AMDGPU_HSA_KERNEL
@ STT_AMDGPU_HSA_KERNEL
Definition ELF.h:1441
llvm::ELF::STT_OBJECT
@ STT_OBJECT
Definition ELF.h:1428
llvm::ELF::EF_AMDGPU_GENERIC_VERSION_MAX
@ EF_AMDGPU_GENERIC_VERSION_MAX
Definition ELF.h:933
llvm::ELF::EF_AMDGPU_FEATURE_XNACK_ANY_V4
@ EF_AMDGPU_FEATURE_XNACK_ANY_V4
Definition ELF.h:910
llvm::ELF::EF_AMDGPU_FEATURE_SRAMECC_V3
@ EF_AMDGPU_FEATURE_SRAMECC_V3
Definition ELF.h:901
llvm::ELF::EF_AMDGPU_GENERIC_VERSION_OFFSET
@ EF_AMDGPU_GENERIC_VERSION_OFFSET
Definition ELF.h:931
llvm::ELF::EF_AMDGPU_FEATURE_SRAMECC_UNSUPPORTED_V4
@ EF_AMDGPU_FEATURE_SRAMECC_UNSUPPORTED_V4
Definition ELF.h:921
llvm::ELF::EF_AMDGPU_FEATURE_SRAMECC_OFF_V4
@ EF_AMDGPU_FEATURE_SRAMECC_OFF_V4
Definition ELF.h:925
llvm::ELF::EF_AMDGPU_FEATURE_XNACK_UNSUPPORTED_V4
@ EF_AMDGPU_FEATURE_XNACK_UNSUPPORTED_V4
Definition ELF.h:908
llvm::ELF::EF_AMDGPU_FEATURE_XNACK_OFF_V4
@ EF_AMDGPU_FEATURE_XNACK_OFF_V4
Definition ELF.h:912
llvm::ELF::EF_AMDGPU_FEATURE_XNACK_V3
@ EF_AMDGPU_FEATURE_XNACK_V3
Definition ELF.h:896
llvm::ELF::EF_AMDGPU_FEATURE_XNACK_ON_V4
@ EF_AMDGPU_FEATURE_XNACK_ON_V4
Definition ELF.h:914
llvm::ELF::EF_AMDGPU_MACH_NONE
@ EF_AMDGPU_MACH_NONE
Definition ELF.h:855
llvm::ELF::EF_AMDGPU_FEATURE_SRAMECC_ANY_V4
@ EF_AMDGPU_FEATURE_SRAMECC_ANY_V4
Definition ELF.h:923
llvm::ELF::EF_AMDGPU_FEATURE_SRAMECC_ON_V4
@ EF_AMDGPU_FEATURE_SRAMECC_ON_V4
Definition ELF.h:927
llvm::ELF::NT_AMD_HSA_ISA_NAME
@ NT_AMD_HSA_ISA_NAME
Definition ELF.h:1992
llvm::ELF::STV_PROTECTED
@ STV_PROTECTED
Definition ELF.h:1448
llvm::ELF::STV_DEFAULT
@ STV_DEFAULT
Definition ELF.h:1445
llvm::cl::init
initializer< Ty > init(const Ty &Val)
Definition CommandLine.h:440
llvm
This is an optimization pass for GlobalISel generic memory operations.
Definition FunctionInfo.h:25
llvm::report_fatal_error
LLVM_ABI void report_fatal_error(Error Err, bool gen_crash_diag=true)
Definition Error.cpp:163
llvm::to_underlying
constexpr std::underlying_type_t< Enum > to_underlying(Enum E)
Returns underlying integer value of an enum.
Definition STLForwardCompat.h:198
llvm::AMDGPU::IsaVersion
Instruction set architecture version.
Definition AMDGPUTargetParser.h:64
llvm::AMDGPU::MCKernelDescriptor::bits_get
static const MCExpr * bits_get(const MCExpr *Src, uint32_t Shift, uint32_t Mask, MCContext &Ctx)
Definition AMDGPUMCKernelDescriptor.cpp:93
llvm::Align
This struct is a compact representation of a valid (non-zero power of two) alignment.
Definition Alignment.h:39
llvm::amdhsa::kernel_descriptor_t
Definition AMDHSAKernelDescriptor.h:267
llvm::amdhsa::kernel_descriptor_t::group_segment_fixed_size
uint32_t group_segment_fixed_size
Definition AMDHSAKernelDescriptor.h:268
llvm::amdhsa::kernel_descriptor_t::reserved3
uint8_t reserved3[4]
Definition AMDHSAKernelDescriptor.h:279
llvm::amdhsa::kernel_descriptor_t::reserved1
uint8_t reserved1[20]
Definition AMDHSAKernelDescriptor.h:273
llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1
uint32_t compute_pgm_rsrc1
Definition AMDHSAKernelDescriptor.h:275
llvm::amdhsa::kernel_descriptor_t::private_segment_fixed_size
uint32_t private_segment_fixed_size
Definition AMDHSAKernelDescriptor.h:269
llvm::amdhsa::kernel_descriptor_t::kernarg_size
uint32_t kernarg_size
Definition AMDHSAKernelDescriptor.h:270
llvm::amdhsa::kernel_descriptor_t::kernarg_preload
uint16_t kernarg_preload
Definition AMDHSAKernelDescriptor.h:278
llvm::amdhsa::kernel_descriptor_t::reserved0
uint8_t reserved0[4]
Definition AMDHSAKernelDescriptor.h:271
llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2
uint32_t compute_pgm_rsrc2
Definition AMDHSAKernelDescriptor.h:276
llvm::amdhsa::kernel_descriptor_t::kernel_code_properties
uint16_t kernel_code_properties
Definition AMDHSAKernelDescriptor.h:277
llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc3
uint32_t compute_pgm_rsrc3
Definition AMDHSAKernelDescriptor.h:274
llvm::amdhsa::kernel_descriptor_t::kernel_code_entry_byte_offset
int64_t kernel_code_entry_byte_offset
Definition AMDHSAKernelDescriptor.h:272
Generated on for LLVM by doxygen 1.14.0