LLVM 19.0.0git
InstCombineSimplifyDemanded.cpp
Go to the documentation of this file.
1//===- InstCombineSimplifyDemanded.cpp ------------------------------------===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9// This file contains logic for simplifying instructions based on information
10// about how they are used.
11//
12//===----------------------------------------------------------------------===//
13
14#include "InstCombineInternal.h"
21
22using namespace llvm;
23using namespace llvm::PatternMatch;
24
25#define DEBUG_TYPE "instcombine"
26
27static cl::opt<bool>
28 VerifyKnownBits("instcombine-verify-known-bits",
29 cl::desc("Verify that computeKnownBits() and "
30 "SimplifyDemandedBits() are consistent"),
31 cl::Hidden, cl::init(false));
32
33/// Check to see if the specified operand of the specified instruction is a
34/// constant integer. If so, check to see if there are any bits set in the
35/// constant that are not demanded. If so, shrink the constant and return true.
36static bool ShrinkDemandedConstant(Instruction *I, unsigned OpNo,
37 const APInt &Demanded) {
38 assert(I && "No instruction?");
39 assert(OpNo < I->getNumOperands() && "Operand index too large");
40
41 // The operand must be a constant integer or splat integer.
42 Value *Op = I->getOperand(OpNo);
43 const APInt *C;
44 if (!match(Op, m_APInt(C)))
45 return false;
46
47 // If there are no bits set that aren't demanded, nothing to do.
48 if (C->isSubsetOf(Demanded))
49 return false;
50
51 // This instruction is producing bits that are not demanded. Shrink the RHS.
52 I->setOperand(OpNo, ConstantInt::get(Op->getType(), *C & Demanded));
53
54 return true;
55}
56
57/// Returns the bitwidth of the given scalar or pointer type. For vector types,
58/// returns the element type's bitwidth.
59static unsigned getBitWidth(Type *Ty, const DataLayout &DL) {
60 if (unsigned BitWidth = Ty->getScalarSizeInBits())
61 return BitWidth;
62
63 return DL.getPointerTypeSizeInBits(Ty);
64}
65
66/// Inst is an integer instruction that SimplifyDemandedBits knows about. See if
67/// the instruction has any properties that allow us to simplify its operands.
69 KnownBits &Known) {
70 APInt DemandedMask(APInt::getAllOnes(Known.getBitWidth()));
71 Value *V = SimplifyDemandedUseBits(&Inst, DemandedMask, Known,
72 0, &Inst);
73 if (!V) return false;
74 if (V == &Inst) return true;
75 replaceInstUsesWith(Inst, V);
76 return true;
77}
78
79/// Inst is an integer instruction that SimplifyDemandedBits knows about. See if
80/// the instruction has any properties that allow us to simplify its operands.
82 KnownBits Known(getBitWidth(Inst.getType(), DL));
83 return SimplifyDemandedInstructionBits(Inst, Known);
84}
85
86/// This form of SimplifyDemandedBits simplifies the specified instruction
87/// operand if possible, updating it in place. It returns true if it made any
88/// change and false otherwise.
90 const APInt &DemandedMask,
91 KnownBits &Known, unsigned Depth) {
92 Use &U = I->getOperandUse(OpNo);
93 Value *NewVal = SimplifyDemandedUseBits(U.get(), DemandedMask, Known,
94 Depth, I);
95 if (!NewVal) return false;
96 if (Instruction* OpInst = dyn_cast<Instruction>(U))
97 salvageDebugInfo(*OpInst);
98
99 replaceUse(U, NewVal);
100 return true;
101}
102
103/// This function attempts to replace V with a simpler value based on the
104/// demanded bits. When this function is called, it is known that only the bits
105/// set in DemandedMask of the result of V are ever used downstream.
106/// Consequently, depending on the mask and V, it may be possible to replace V
107/// with a constant or one of its operands. In such cases, this function does
108/// the replacement and returns true. In all other cases, it returns false after
109/// analyzing the expression and setting KnownOne and known to be one in the
110/// expression. Known.Zero contains all the bits that are known to be zero in
111/// the expression. These are provided to potentially allow the caller (which
112/// might recursively be SimplifyDemandedBits itself) to simplify the
113/// expression.
114/// Known.One and Known.Zero always follow the invariant that:
115/// Known.One & Known.Zero == 0.
116/// That is, a bit can't be both 1 and 0. The bits in Known.One and Known.Zero
117/// are accurate even for bits not in DemandedMask. Note
118/// also that the bitwidth of V, DemandedMask, Known.Zero and Known.One must all
119/// be the same.
120///
121/// This returns null if it did not change anything and it permits no
122/// simplification. This returns V itself if it did some simplification of V's
123/// operands based on the information about what bits are demanded. This returns
124/// some other non-null value if it found out that V is equal to another value
125/// in the context where the specified bits are demanded, but not for all users.
127 KnownBits &Known,
128 unsigned Depth,
129 Instruction *CxtI) {
130 assert(V != nullptr && "Null pointer of Value???");
131 assert(Depth <= MaxAnalysisRecursionDepth && "Limit Search Depth");
132 uint32_t BitWidth = DemandedMask.getBitWidth();
133 Type *VTy = V->getType();
134 assert(
135 (!VTy->isIntOrIntVectorTy() || VTy->getScalarSizeInBits() == BitWidth) &&
136 Known.getBitWidth() == BitWidth &&
137 "Value *V, DemandedMask and Known must have same BitWidth");
138
139 if (isa<Constant>(V)) {
140 computeKnownBits(V, Known, Depth, CxtI);
141 return nullptr;
142 }
143
144 Known.resetAll();
145 if (DemandedMask.isZero()) // Not demanding any bits from V.
146 return UndefValue::get(VTy);
147
149 return nullptr;
150
151 Instruction *I = dyn_cast<Instruction>(V);
152 if (!I) {
153 computeKnownBits(V, Known, Depth, CxtI);
154 return nullptr; // Only analyze instructions.
155 }
156
157 // If there are multiple uses of this value and we aren't at the root, then
158 // we can't do any simplifications of the operands, because DemandedMask
159 // only reflects the bits demanded by *one* of the users.
160 if (Depth != 0 && !I->hasOneUse())
161 return SimplifyMultipleUseDemandedBits(I, DemandedMask, Known, Depth, CxtI);
162
163 KnownBits LHSKnown(BitWidth), RHSKnown(BitWidth);
164 // If this is the root being simplified, allow it to have multiple uses,
165 // just set the DemandedMask to all bits so that we can try to simplify the
166 // operands. This allows visitTruncInst (for example) to simplify the
167 // operand of a trunc without duplicating all the logic below.
168 if (Depth == 0 && !V->hasOneUse())
169 DemandedMask.setAllBits();
170
171 // Update flags after simplifying an operand based on the fact that some high
172 // order bits are not demanded.
173 auto disableWrapFlagsBasedOnUnusedHighBits = [](Instruction *I,
174 unsigned NLZ) {
175 if (NLZ > 0) {
176 // Disable the nsw and nuw flags here: We can no longer guarantee that
177 // we won't wrap after simplification. Removing the nsw/nuw flags is
178 // legal here because the top bit is not demanded.
179 I->setHasNoSignedWrap(false);
180 I->setHasNoUnsignedWrap(false);
181 }
182 return I;
183 };
184
185 // If the high-bits of an ADD/SUB/MUL are not demanded, then we do not care
186 // about the high bits of the operands.
187 auto simplifyOperandsBasedOnUnusedHighBits = [&](APInt &DemandedFromOps) {
188 unsigned NLZ = DemandedMask.countl_zero();
189 // Right fill the mask of bits for the operands to demand the most
190 // significant bit and all those below it.
191 DemandedFromOps = APInt::getLowBitsSet(BitWidth, BitWidth - NLZ);
192 if (ShrinkDemandedConstant(I, 0, DemandedFromOps) ||
193 SimplifyDemandedBits(I, 0, DemandedFromOps, LHSKnown, Depth + 1) ||
194 ShrinkDemandedConstant(I, 1, DemandedFromOps) ||
195 SimplifyDemandedBits(I, 1, DemandedFromOps, RHSKnown, Depth + 1)) {
196 disableWrapFlagsBasedOnUnusedHighBits(I, NLZ);
197 return true;
198 }
199 return false;
200 };
201
202 switch (I->getOpcode()) {
203 default:
204 computeKnownBits(I, Known, Depth, CxtI);
205 break;
206 case Instruction::And: {
207 // If either the LHS or the RHS are Zero, the result is zero.
208 if (SimplifyDemandedBits(I, 1, DemandedMask, RHSKnown, Depth + 1) ||
209 SimplifyDemandedBits(I, 0, DemandedMask & ~RHSKnown.Zero, LHSKnown,
210 Depth + 1))
211 return I;
212 assert(!RHSKnown.hasConflict() && "Bits known to be one AND zero?");
213 assert(!LHSKnown.hasConflict() && "Bits known to be one AND zero?");
214
215 Known = analyzeKnownBitsFromAndXorOr(cast<Operator>(I), LHSKnown, RHSKnown,
217
218 // If the client is only demanding bits that we know, return the known
219 // constant.
220 if (DemandedMask.isSubsetOf(Known.Zero | Known.One))
221 return Constant::getIntegerValue(VTy, Known.One);
222
223 // If all of the demanded bits are known 1 on one side, return the other.
224 // These bits cannot contribute to the result of the 'and'.
225 if (DemandedMask.isSubsetOf(LHSKnown.Zero | RHSKnown.One))
226 return I->getOperand(0);
227 if (DemandedMask.isSubsetOf(RHSKnown.Zero | LHSKnown.One))
228 return I->getOperand(1);
229
230 // If the RHS is a constant, see if we can simplify it.
231 if (ShrinkDemandedConstant(I, 1, DemandedMask & ~LHSKnown.Zero))
232 return I;
233
234 break;
235 }
236 case Instruction::Or: {
237 // If either the LHS or the RHS are One, the result is One.
238 if (SimplifyDemandedBits(I, 1, DemandedMask, RHSKnown, Depth + 1) ||
239 SimplifyDemandedBits(I, 0, DemandedMask & ~RHSKnown.One, LHSKnown,
240 Depth + 1)) {
241 // Disjoint flag may not longer hold.
242 I->dropPoisonGeneratingFlags();
243 return I;
244 }
245 assert(!RHSKnown.hasConflict() && "Bits known to be one AND zero?");
246 assert(!LHSKnown.hasConflict() && "Bits known to be one AND zero?");
247
248 Known = analyzeKnownBitsFromAndXorOr(cast<Operator>(I), LHSKnown, RHSKnown,
250
251 // If the client is only demanding bits that we know, return the known
252 // constant.
253 if (DemandedMask.isSubsetOf(Known.Zero | Known.One))
254 return Constant::getIntegerValue(VTy, Known.One);
255
256 // If all of the demanded bits are known zero on one side, return the other.
257 // These bits cannot contribute to the result of the 'or'.
258 if (DemandedMask.isSubsetOf(LHSKnown.One | RHSKnown.Zero))
259 return I->getOperand(0);
260 if (DemandedMask.isSubsetOf(RHSKnown.One | LHSKnown.Zero))
261 return I->getOperand(1);
262
263 // If the RHS is a constant, see if we can simplify it.
264 if (ShrinkDemandedConstant(I, 1, DemandedMask))
265 return I;
266
267 // Infer disjoint flag if no common bits are set.
268 if (!cast<PossiblyDisjointInst>(I)->isDisjoint()) {
269 WithCache<const Value *> LHSCache(I->getOperand(0), LHSKnown),
270 RHSCache(I->getOperand(1), RHSKnown);
271 if (haveNoCommonBitsSet(LHSCache, RHSCache, SQ.getWithInstruction(I))) {
272 cast<PossiblyDisjointInst>(I)->setIsDisjoint(true);
273 return I;
274 }
275 }
276
277 break;
278 }
279 case Instruction::Xor: {
280 if (SimplifyDemandedBits(I, 1, DemandedMask, RHSKnown, Depth + 1) ||
281 SimplifyDemandedBits(I, 0, DemandedMask, LHSKnown, Depth + 1))
282 return I;
283 Value *LHS, *RHS;
284 if (DemandedMask == 1 &&
285 match(I->getOperand(0), m_Intrinsic<Intrinsic::ctpop>(m_Value(LHS))) &&
286 match(I->getOperand(1), m_Intrinsic<Intrinsic::ctpop>(m_Value(RHS)))) {
287 // (ctpop(X) ^ ctpop(Y)) & 1 --> ctpop(X^Y) & 1
290 auto *Xor = Builder.CreateXor(LHS, RHS);
291 return Builder.CreateUnaryIntrinsic(Intrinsic::ctpop, Xor);
292 }
293
294 assert(!RHSKnown.hasConflict() && "Bits known to be one AND zero?");
295 assert(!LHSKnown.hasConflict() && "Bits known to be one AND zero?");
296
297 Known = analyzeKnownBitsFromAndXorOr(cast<Operator>(I), LHSKnown, RHSKnown,
299
300 // If the client is only demanding bits that we know, return the known
301 // constant.
302 if (DemandedMask.isSubsetOf(Known.Zero | Known.One))
303 return Constant::getIntegerValue(VTy, Known.One);
304
305 // If all of the demanded bits are known zero on one side, return the other.
306 // These bits cannot contribute to the result of the 'xor'.
307 if (DemandedMask.isSubsetOf(RHSKnown.Zero))
308 return I->getOperand(0);
309 if (DemandedMask.isSubsetOf(LHSKnown.Zero))
310 return I->getOperand(1);
311
312 // If all of the demanded bits are known to be zero on one side or the
313 // other, turn this into an *inclusive* or.
314 // e.g. (A & C1)^(B & C2) -> (A & C1)|(B & C2) iff C1&C2 == 0
315 if (DemandedMask.isSubsetOf(RHSKnown.Zero | LHSKnown.Zero)) {
316 Instruction *Or =
317 BinaryOperator::CreateOr(I->getOperand(0), I->getOperand(1));
318 if (DemandedMask.isAllOnes())
319 cast<PossiblyDisjointInst>(Or)->setIsDisjoint(true);
320 Or->takeName(I);
321 return InsertNewInstWith(Or, I->getIterator());
322 }
323
324 // If all of the demanded bits on one side are known, and all of the set
325 // bits on that side are also known to be set on the other side, turn this
326 // into an AND, as we know the bits will be cleared.
327 // e.g. (X | C1) ^ C2 --> (X | C1) & ~C2 iff (C1&C2) == C2
328 if (DemandedMask.isSubsetOf(RHSKnown.Zero|RHSKnown.One) &&
329 RHSKnown.One.isSubsetOf(LHSKnown.One)) {
331 ~RHSKnown.One & DemandedMask);
332 Instruction *And = BinaryOperator::CreateAnd(I->getOperand(0), AndC);
333 return InsertNewInstWith(And, I->getIterator());
334 }
335
336 // If the RHS is a constant, see if we can change it. Don't alter a -1
337 // constant because that's a canonical 'not' op, and that is better for
338 // combining, SCEV, and codegen.
339 const APInt *C;
340 if (match(I->getOperand(1), m_APInt(C)) && !C->isAllOnes()) {
341 if ((*C | ~DemandedMask).isAllOnes()) {
342 // Force bits to 1 to create a 'not' op.
343 I->setOperand(1, ConstantInt::getAllOnesValue(VTy));
344 return I;
345 }
346 // If we can't turn this into a 'not', try to shrink the constant.
347 if (ShrinkDemandedConstant(I, 1, DemandedMask))
348 return I;
349 }
350
351 // If our LHS is an 'and' and if it has one use, and if any of the bits we
352 // are flipping are known to be set, then the xor is just resetting those
353 // bits to zero. We can just knock out bits from the 'and' and the 'xor',
354 // simplifying both of them.
355 if (Instruction *LHSInst = dyn_cast<Instruction>(I->getOperand(0))) {
356 ConstantInt *AndRHS, *XorRHS;
357 if (LHSInst->getOpcode() == Instruction::And && LHSInst->hasOneUse() &&
358 match(I->getOperand(1), m_ConstantInt(XorRHS)) &&
359 match(LHSInst->getOperand(1), m_ConstantInt(AndRHS)) &&
360 (LHSKnown.One & RHSKnown.One & DemandedMask) != 0) {
361 APInt NewMask = ~(LHSKnown.One & RHSKnown.One & DemandedMask);
362
363 Constant *AndC = ConstantInt::get(VTy, NewMask & AndRHS->getValue());
364 Instruction *NewAnd = BinaryOperator::CreateAnd(I->getOperand(0), AndC);
365 InsertNewInstWith(NewAnd, I->getIterator());
366
367 Constant *XorC = ConstantInt::get(VTy, NewMask & XorRHS->getValue());
368 Instruction *NewXor = BinaryOperator::CreateXor(NewAnd, XorC);
369 return InsertNewInstWith(NewXor, I->getIterator());
370 }
371 }
372 break;
373 }
374 case Instruction::Select: {
375 if (SimplifyDemandedBits(I, 2, DemandedMask, RHSKnown, Depth + 1) ||
376 SimplifyDemandedBits(I, 1, DemandedMask, LHSKnown, Depth + 1))
377 return I;
378 assert(!RHSKnown.hasConflict() && "Bits known to be one AND zero?");
379 assert(!LHSKnown.hasConflict() && "Bits known to be one AND zero?");
380
381 // If the operands are constants, see if we can simplify them.
382 // This is similar to ShrinkDemandedConstant, but for a select we want to
383 // try to keep the selected constants the same as icmp value constants, if
384 // we can. This helps not break apart (or helps put back together)
385 // canonical patterns like min and max.
386 auto CanonicalizeSelectConstant = [](Instruction *I, unsigned OpNo,
387 const APInt &DemandedMask) {
388 const APInt *SelC;
389 if (!match(I->getOperand(OpNo), m_APInt(SelC)))
390 return false;
391
392 // Get the constant out of the ICmp, if there is one.
393 // Only try this when exactly 1 operand is a constant (if both operands
394 // are constant, the icmp should eventually simplify). Otherwise, we may
395 // invert the transform that reduces set bits and infinite-loop.
396 Value *X;
397 const APInt *CmpC;
399 if (!match(I->getOperand(0), m_ICmp(Pred, m_Value(X), m_APInt(CmpC))) ||
400 isa<Constant>(X) || CmpC->getBitWidth() != SelC->getBitWidth())
401 return ShrinkDemandedConstant(I, OpNo, DemandedMask);
402
403 // If the constant is already the same as the ICmp, leave it as-is.
404 if (*CmpC == *SelC)
405 return false;
406 // If the constants are not already the same, but can be with the demand
407 // mask, use the constant value from the ICmp.
408 if ((*CmpC & DemandedMask) == (*SelC & DemandedMask)) {
409 I->setOperand(OpNo, ConstantInt::get(I->getType(), *CmpC));
410 return true;
411 }
412 return ShrinkDemandedConstant(I, OpNo, DemandedMask);
413 };
414 if (CanonicalizeSelectConstant(I, 1, DemandedMask) ||
415 CanonicalizeSelectConstant(I, 2, DemandedMask))
416 return I;
417
418 // Only known if known in both the LHS and RHS.
419 Known = LHSKnown.intersectWith(RHSKnown);
420 break;
421 }
422 case Instruction::Trunc: {
423 // If we do not demand the high bits of a right-shifted and truncated value,
424 // then we may be able to truncate it before the shift.
425 Value *X;
426 const APInt *C;
427 if (match(I->getOperand(0), m_OneUse(m_LShr(m_Value(X), m_APInt(C))))) {
428 // The shift amount must be valid (not poison) in the narrow type, and
429 // it must not be greater than the high bits demanded of the result.
430 if (C->ult(VTy->getScalarSizeInBits()) &&
431 C->ule(DemandedMask.countl_zero())) {
432 // trunc (lshr X, C) --> lshr (trunc X), C
435 Value *Trunc = Builder.CreateTrunc(X, VTy);
436 return Builder.CreateLShr(Trunc, C->getZExtValue());
437 }
438 }
439 }
440 [[fallthrough]];
441 case Instruction::ZExt: {
442 unsigned SrcBitWidth = I->getOperand(0)->getType()->getScalarSizeInBits();
443
444 APInt InputDemandedMask = DemandedMask.zextOrTrunc(SrcBitWidth);
445 KnownBits InputKnown(SrcBitWidth);
446 if (SimplifyDemandedBits(I, 0, InputDemandedMask, InputKnown, Depth + 1)) {
447 // For zext nneg, we may have dropped the instruction which made the
448 // input non-negative.
449 I->dropPoisonGeneratingFlags();
450 return I;
451 }
452 assert(InputKnown.getBitWidth() == SrcBitWidth && "Src width changed?");
453 if (I->getOpcode() == Instruction::ZExt && I->hasNonNeg() &&
454 !InputKnown.isNegative())
455 InputKnown.makeNonNegative();
456 Known = InputKnown.zextOrTrunc(BitWidth);
457
458 assert(!Known.hasConflict() && "Bits known to be one AND zero?");
459 break;
460 }
461 case Instruction::SExt: {
462 // Compute the bits in the result that are not present in the input.
463 unsigned SrcBitWidth = I->getOperand(0)->getType()->getScalarSizeInBits();
464
465 APInt InputDemandedBits = DemandedMask.trunc(SrcBitWidth);
466
467 // If any of the sign extended bits are demanded, we know that the sign
468 // bit is demanded.
469 if (DemandedMask.getActiveBits() > SrcBitWidth)
470 InputDemandedBits.setBit(SrcBitWidth-1);
471
472 KnownBits InputKnown(SrcBitWidth);
473 if (SimplifyDemandedBits(I, 0, InputDemandedBits, InputKnown, Depth + 1))
474 return I;
475
476 // If the input sign bit is known zero, or if the NewBits are not demanded
477 // convert this into a zero extension.
478 if (InputKnown.isNonNegative() ||
479 DemandedMask.getActiveBits() <= SrcBitWidth) {
480 // Convert to ZExt cast.
481 CastInst *NewCast = new ZExtInst(I->getOperand(0), VTy);
482 NewCast->takeName(I);
483 return InsertNewInstWith(NewCast, I->getIterator());
484 }
485
486 // If the sign bit of the input is known set or clear, then we know the
487 // top bits of the result.
488 Known = InputKnown.sext(BitWidth);
489 assert(!Known.hasConflict() && "Bits known to be one AND zero?");
490 break;
491 }
492 case Instruction::Add: {
493 if ((DemandedMask & 1) == 0) {
494 // If we do not need the low bit, try to convert bool math to logic:
495 // add iN (zext i1 X), (sext i1 Y) --> sext (~X & Y) to iN
496 Value *X, *Y;
498 m_OneUse(m_SExt(m_Value(Y))))) &&
499 X->getType()->isIntOrIntVectorTy(1) && X->getType() == Y->getType()) {
500 // Truth table for inputs and output signbits:
501 // X:0 | X:1
502 // ----------
503 // Y:0 | 0 | 0 |
504 // Y:1 | -1 | 0 |
505 // ----------
509 return Builder.CreateSExt(AndNot, VTy);
510 }
511
512 // add iN (sext i1 X), (sext i1 Y) --> sext (X | Y) to iN
513 // TODO: Relax the one-use checks because we are removing an instruction?
515 m_OneUse(m_SExt(m_Value(Y))))) &&
516 X->getType()->isIntOrIntVectorTy(1) && X->getType() == Y->getType()) {
517 // Truth table for inputs and output signbits:
518 // X:0 | X:1
519 // -----------
520 // Y:0 | -1 | -1 |
521 // Y:1 | -1 | 0 |
522 // -----------
525 Value *Or = Builder.CreateOr(X, Y);
526 return Builder.CreateSExt(Or, VTy);
527 }
528 }
529
530 // Right fill the mask of bits for the operands to demand the most
531 // significant bit and all those below it.
532 unsigned NLZ = DemandedMask.countl_zero();
533 APInt DemandedFromOps = APInt::getLowBitsSet(BitWidth, BitWidth - NLZ);
534 if (ShrinkDemandedConstant(I, 1, DemandedFromOps) ||
535 SimplifyDemandedBits(I, 1, DemandedFromOps, RHSKnown, Depth + 1))
536 return disableWrapFlagsBasedOnUnusedHighBits(I, NLZ);
537
538 // If low order bits are not demanded and known to be zero in one operand,
539 // then we don't need to demand them from the other operand, since they
540 // can't cause overflow into any bits that are demanded in the result.
541 unsigned NTZ = (~DemandedMask & RHSKnown.Zero).countr_one();
542 APInt DemandedFromLHS = DemandedFromOps;
543 DemandedFromLHS.clearLowBits(NTZ);
544 if (ShrinkDemandedConstant(I, 0, DemandedFromLHS) ||
545 SimplifyDemandedBits(I, 0, DemandedFromLHS, LHSKnown, Depth + 1))
546 return disableWrapFlagsBasedOnUnusedHighBits(I, NLZ);
547
548 // If we are known to be adding zeros to every bit below
549 // the highest demanded bit, we just return the other side.
550 if (DemandedFromOps.isSubsetOf(RHSKnown.Zero))
551 return I->getOperand(0);
552 if (DemandedFromOps.isSubsetOf(LHSKnown.Zero))
553 return I->getOperand(1);
554
555 // (add X, C) --> (xor X, C) IFF C is equal to the top bit of the DemandMask
556 {
557 const APInt *C;
558 if (match(I->getOperand(1), m_APInt(C)) &&
559 C->isOneBitSet(DemandedMask.getActiveBits() - 1)) {
562 return Builder.CreateXor(I->getOperand(0), ConstantInt::get(VTy, *C));
563 }
564 }
565
566 // Otherwise just compute the known bits of the result.
567 bool NSW = cast<OverflowingBinaryOperator>(I)->hasNoSignedWrap();
568 Known = KnownBits::computeForAddSub(true, NSW, LHSKnown, RHSKnown);
569 break;
570 }
571 case Instruction::Sub: {
572 // Right fill the mask of bits for the operands to demand the most
573 // significant bit and all those below it.
574 unsigned NLZ = DemandedMask.countl_zero();
575 APInt DemandedFromOps = APInt::getLowBitsSet(BitWidth, BitWidth - NLZ);
576 if (ShrinkDemandedConstant(I, 1, DemandedFromOps) ||
577 SimplifyDemandedBits(I, 1, DemandedFromOps, RHSKnown, Depth + 1))
578 return disableWrapFlagsBasedOnUnusedHighBits(I, NLZ);
579
580 // If low order bits are not demanded and are known to be zero in RHS,
581 // then we don't need to demand them from LHS, since they can't cause a
582 // borrow from any bits that are demanded in the result.
583 unsigned NTZ = (~DemandedMask & RHSKnown.Zero).countr_one();
584 APInt DemandedFromLHS = DemandedFromOps;
585 DemandedFromLHS.clearLowBits(NTZ);
586 if (ShrinkDemandedConstant(I, 0, DemandedFromLHS) ||
587 SimplifyDemandedBits(I, 0, DemandedFromLHS, LHSKnown, Depth + 1))
588 return disableWrapFlagsBasedOnUnusedHighBits(I, NLZ);
589
590 // If we are known to be subtracting zeros from every bit below
591 // the highest demanded bit, we just return the other side.
592 if (DemandedFromOps.isSubsetOf(RHSKnown.Zero))
593 return I->getOperand(0);
594 // We can't do this with the LHS for subtraction, unless we are only
595 // demanding the LSB.
596 if (DemandedFromOps.isOne() && DemandedFromOps.isSubsetOf(LHSKnown.Zero))
597 return I->getOperand(1);
598
599 // Otherwise just compute the known bits of the result.
600 bool NSW = cast<OverflowingBinaryOperator>(I)->hasNoSignedWrap();
601 Known = KnownBits::computeForAddSub(false, NSW, LHSKnown, RHSKnown);
602 break;
603 }
604 case Instruction::Mul: {
605 APInt DemandedFromOps;
606 if (simplifyOperandsBasedOnUnusedHighBits(DemandedFromOps))
607 return I;
608
609 if (DemandedMask.isPowerOf2()) {
610 // The LSB of X*Y is set only if (X & 1) == 1 and (Y & 1) == 1.
611 // If we demand exactly one bit N and we have "X * (C' << N)" where C' is
612 // odd (has LSB set), then the left-shifted low bit of X is the answer.
613 unsigned CTZ = DemandedMask.countr_zero();
614 const APInt *C;
615 if (match(I->getOperand(1), m_APInt(C)) && C->countr_zero() == CTZ) {
616 Constant *ShiftC = ConstantInt::get(VTy, CTZ);
617 Instruction *Shl = BinaryOperator::CreateShl(I->getOperand(0), ShiftC);
618 return InsertNewInstWith(Shl, I->getIterator());
619 }
620 }
621 // For a squared value "X * X", the bottom 2 bits are 0 and X[0] because:
622 // X * X is odd iff X is odd.
623 // 'Quadratic Reciprocity': X * X -> 0 for bit[1]
624 if (I->getOperand(0) == I->getOperand(1) && DemandedMask.ult(4)) {
625 Constant *One = ConstantInt::get(VTy, 1);
626 Instruction *And1 = BinaryOperator::CreateAnd(I->getOperand(0), One);
627 return InsertNewInstWith(And1, I->getIterator());
628 }
629
630 computeKnownBits(I, Known, Depth, CxtI);
631 break;
632 }
633 case Instruction::Shl: {
634 const APInt *SA;
635 if (match(I->getOperand(1), m_APInt(SA))) {
636 const APInt *ShrAmt;
637 if (match(I->getOperand(0), m_Shr(m_Value(), m_APInt(ShrAmt))))
638 if (Instruction *Shr = dyn_cast<Instruction>(I->getOperand(0)))
639 if (Value *R = simplifyShrShlDemandedBits(Shr, *ShrAmt, I, *SA,
640 DemandedMask, Known))
641 return R;
642
643 // Do not simplify if shl is part of funnel-shift pattern
644 if (I->hasOneUse()) {
645 auto *Inst = dyn_cast<Instruction>(I->user_back());
646 if (Inst && Inst->getOpcode() == BinaryOperator::Or) {
647 if (auto Opt = convertOrOfShiftsToFunnelShift(*Inst)) {
648 auto [IID, FShiftArgs] = *Opt;
649 if ((IID == Intrinsic::fshl || IID == Intrinsic::fshr) &&
650 FShiftArgs[0] == FShiftArgs[1])
651 return nullptr;
652 }
653 }
654 }
655
656 // TODO: If we only want bits that already match the signbit then we don't
657 // need to shift.
658
659 // If we can pre-shift a right-shifted constant to the left without
660 // losing any high bits amd we don't demand the low bits, then eliminate
661 // the left-shift:
662 // (C >> X) << LeftShiftAmtC --> (C << RightShiftAmtC) >> X
663 uint64_t ShiftAmt = SA->getLimitedValue(BitWidth-1);
664 Value *X;
665 Constant *C;
666 if (DemandedMask.countr_zero() >= ShiftAmt &&
667 match(I->getOperand(0), m_LShr(m_ImmConstant(C), m_Value(X)))) {
668 Constant *LeftShiftAmtC = ConstantInt::get(VTy, ShiftAmt);
669 Constant *NewC = ConstantFoldBinaryOpOperands(Instruction::Shl, C,
670 LeftShiftAmtC, DL);
671 if (ConstantFoldBinaryOpOperands(Instruction::LShr, NewC, LeftShiftAmtC,
672 DL) == C) {
673 Instruction *Lshr = BinaryOperator::CreateLShr(NewC, X);
674 return InsertNewInstWith(Lshr, I->getIterator());
675 }
676 }
677
678 APInt DemandedMaskIn(DemandedMask.lshr(ShiftAmt));
679
680 // If the shift is NUW/NSW, then it does demand the high bits.
681 ShlOperator *IOp = cast<ShlOperator>(I);
682 if (IOp->hasNoSignedWrap())
683 DemandedMaskIn.setHighBits(ShiftAmt+1);
684 else if (IOp->hasNoUnsignedWrap())
685 DemandedMaskIn.setHighBits(ShiftAmt);
686
687 if (SimplifyDemandedBits(I, 0, DemandedMaskIn, Known, Depth + 1))
688 return I;
689 assert(!Known.hasConflict() && "Bits known to be one AND zero?");
690
691 Known = KnownBits::shl(Known,
693 /* NUW */ IOp->hasNoUnsignedWrap(),
694 /* NSW */ IOp->hasNoSignedWrap());
695 } else {
696 // This is a variable shift, so we can't shift the demand mask by a known
697 // amount. But if we are not demanding high bits, then we are not
698 // demanding those bits from the pre-shifted operand either.
699 if (unsigned CTLZ = DemandedMask.countl_zero()) {
700 APInt DemandedFromOp(APInt::getLowBitsSet(BitWidth, BitWidth - CTLZ));
701 if (SimplifyDemandedBits(I, 0, DemandedFromOp, Known, Depth + 1)) {
702 // We can't guarantee that nsw/nuw hold after simplifying the operand.
703 I->dropPoisonGeneratingFlags();
704 return I;
705 }
706 }
707 computeKnownBits(I, Known, Depth, CxtI);
708 }
709 break;
710 }
711 case Instruction::LShr: {
712 const APInt *SA;
713 if (match(I->getOperand(1), m_APInt(SA))) {
714 uint64_t ShiftAmt = SA->getLimitedValue(BitWidth-1);
715
716 // Do not simplify if lshr is part of funnel-shift pattern
717 if (I->hasOneUse()) {
718 auto *Inst = dyn_cast<Instruction>(I->user_back());
719 if (Inst && Inst->getOpcode() == BinaryOperator::Or) {
720 if (auto Opt = convertOrOfShiftsToFunnelShift(*Inst)) {
721 auto [IID, FShiftArgs] = *Opt;
722 if ((IID == Intrinsic::fshl || IID == Intrinsic::fshr) &&
723 FShiftArgs[0] == FShiftArgs[1])
724 return nullptr;
725 }
726 }
727 }
728
729 // If we are just demanding the shifted sign bit and below, then this can
730 // be treated as an ASHR in disguise.
731 if (DemandedMask.countl_zero() >= ShiftAmt) {
732 // If we only want bits that already match the signbit then we don't
733 // need to shift.
734 unsigned NumHiDemandedBits = BitWidth - DemandedMask.countr_zero();
735 unsigned SignBits =
736 ComputeNumSignBits(I->getOperand(0), Depth + 1, CxtI);
737 if (SignBits >= NumHiDemandedBits)
738 return I->getOperand(0);
739
740 // If we can pre-shift a left-shifted constant to the right without
741 // losing any low bits (we already know we don't demand the high bits),
742 // then eliminate the right-shift:
743 // (C << X) >> RightShiftAmtC --> (C >> RightShiftAmtC) << X
744 Value *X;
745 Constant *C;
746 if (match(I->getOperand(0), m_Shl(m_ImmConstant(C), m_Value(X)))) {
747 Constant *RightShiftAmtC = ConstantInt::get(VTy, ShiftAmt);
748 Constant *NewC = ConstantFoldBinaryOpOperands(Instruction::LShr, C,
749 RightShiftAmtC, DL);
750 if (ConstantFoldBinaryOpOperands(Instruction::Shl, NewC,
751 RightShiftAmtC, DL) == C) {
752 Instruction *Shl = BinaryOperator::CreateShl(NewC, X);
753 return InsertNewInstWith(Shl, I->getIterator());
754 }
755 }
756 }
757
758 // Unsigned shift right.
759 APInt DemandedMaskIn(DemandedMask.shl(ShiftAmt));
760 if (SimplifyDemandedBits(I, 0, DemandedMaskIn, Known, Depth + 1)) {
761 // exact flag may not longer hold.
762 I->dropPoisonGeneratingFlags();
763 return I;
764 }
765 assert(!Known.hasConflict() && "Bits known to be one AND zero?");
766 Known.Zero.lshrInPlace(ShiftAmt);
767 Known.One.lshrInPlace(ShiftAmt);
768 if (ShiftAmt)
769 Known.Zero.setHighBits(ShiftAmt); // high bits known zero.
770 } else {
771 computeKnownBits(I, Known, Depth, CxtI);
772 }
773 break;
774 }
775 case Instruction::AShr: {
776 unsigned SignBits = ComputeNumSignBits(I->getOperand(0), Depth + 1, CxtI);
777
778 // If we only want bits that already match the signbit then we don't need
779 // to shift.
780 unsigned NumHiDemandedBits = BitWidth - DemandedMask.countr_zero();
781 if (SignBits >= NumHiDemandedBits)
782 return I->getOperand(0);
783
784 // If this is an arithmetic shift right and only the low-bit is set, we can
785 // always convert this into a logical shr, even if the shift amount is
786 // variable. The low bit of the shift cannot be an input sign bit unless
787 // the shift amount is >= the size of the datatype, which is undefined.
788 if (DemandedMask.isOne()) {
789 // Perform the logical shift right.
790 Instruction *NewVal = BinaryOperator::CreateLShr(
791 I->getOperand(0), I->getOperand(1), I->getName());
792 return InsertNewInstWith(NewVal, I->getIterator());
793 }
794
795 const APInt *SA;
796 if (match(I->getOperand(1), m_APInt(SA))) {
797 uint32_t ShiftAmt = SA->getLimitedValue(BitWidth-1);
798
799 // Signed shift right.
800 APInt DemandedMaskIn(DemandedMask.shl(ShiftAmt));
801 // If any of the high bits are demanded, we should set the sign bit as
802 // demanded.
803 if (DemandedMask.countl_zero() <= ShiftAmt)
804 DemandedMaskIn.setSignBit();
805
806 if (SimplifyDemandedBits(I, 0, DemandedMaskIn, Known, Depth + 1)) {
807 // exact flag may not longer hold.
808 I->dropPoisonGeneratingFlags();
809 return I;
810 }
811
812 assert(!Known.hasConflict() && "Bits known to be one AND zero?");
813 // Compute the new bits that are at the top now plus sign bits.
815 BitWidth, std::min(SignBits + ShiftAmt - 1, BitWidth)));
816 Known.Zero.lshrInPlace(ShiftAmt);
817 Known.One.lshrInPlace(ShiftAmt);
818
819 // If the input sign bit is known to be zero, or if none of the top bits
820 // are demanded, turn this into an unsigned shift right.
821 assert(BitWidth > ShiftAmt && "Shift amount not saturated?");
822 if (Known.Zero[BitWidth-ShiftAmt-1] ||
823 !DemandedMask.intersects(HighBits)) {
824 BinaryOperator *LShr = BinaryOperator::CreateLShr(I->getOperand(0),
825 I->getOperand(1));
826 LShr->setIsExact(cast<BinaryOperator>(I)->isExact());
827 LShr->takeName(I);
828 return InsertNewInstWith(LShr, I->getIterator());
829 } else if (Known.One[BitWidth-ShiftAmt-1]) { // New bits are known one.
830 Known.One |= HighBits;
831 // SignBits may be out-of-sync with Known.countMinSignBits(). Mask out
832 // high bits of Known.Zero to avoid conflicts.
833 Known.Zero &= ~HighBits;
834 }
835 } else {
836 computeKnownBits(I, Known, Depth, CxtI);
837 }
838 break;
839 }
840 case Instruction::UDiv: {
841 // UDiv doesn't demand low bits that are zero in the divisor.
842 const APInt *SA;
843 if (match(I->getOperand(1), m_APInt(SA))) {
844 // TODO: Take the demanded mask of the result into account.
845 unsigned RHSTrailingZeros = SA->countr_zero();
846 APInt DemandedMaskIn =
847 APInt::getHighBitsSet(BitWidth, BitWidth - RHSTrailingZeros);
848 if (SimplifyDemandedBits(I, 0, DemandedMaskIn, LHSKnown, Depth + 1)) {
849 // We can't guarantee that "exact" is still true after changing the
850 // the dividend.
851 I->dropPoisonGeneratingFlags();
852 return I;
853 }
854
855 Known = KnownBits::udiv(LHSKnown, KnownBits::makeConstant(*SA),
856 cast<BinaryOperator>(I)->isExact());
857 } else {
858 computeKnownBits(I, Known, Depth, CxtI);
859 }
860 break;
861 }
862 case Instruction::SRem: {
863 const APInt *Rem;
864 if (match(I->getOperand(1), m_APInt(Rem))) {
865 // X % -1 demands all the bits because we don't want to introduce
866 // INT_MIN % -1 (== undef) by accident.
867 if (Rem->isAllOnes())
868 break;
869 APInt RA = Rem->abs();
870 if (RA.isPowerOf2()) {
871 if (DemandedMask.ult(RA)) // srem won't affect demanded bits
872 return I->getOperand(0);
873
874 APInt LowBits = RA - 1;
875 APInt Mask2 = LowBits | APInt::getSignMask(BitWidth);
876 if (SimplifyDemandedBits(I, 0, Mask2, LHSKnown, Depth + 1))
877 return I;
878
879 // The low bits of LHS are unchanged by the srem.
880 Known.Zero = LHSKnown.Zero & LowBits;
881 Known.One = LHSKnown.One & LowBits;
882
883 // If LHS is non-negative or has all low bits zero, then the upper bits
884 // are all zero.
885 if (LHSKnown.isNonNegative() || LowBits.isSubsetOf(LHSKnown.Zero))
886 Known.Zero |= ~LowBits;
887
888 // If LHS is negative and not all low bits are zero, then the upper bits
889 // are all one.
890 if (LHSKnown.isNegative() && LowBits.intersects(LHSKnown.One))
891 Known.One |= ~LowBits;
892
893 assert(!Known.hasConflict() && "Bits known to be one AND zero?");
894 break;
895 }
896 }
897
898 computeKnownBits(I, Known, Depth, CxtI);
899 break;
900 }
901 case Instruction::URem: {
903 if (SimplifyDemandedBits(I, 0, AllOnes, LHSKnown, Depth + 1) ||
904 SimplifyDemandedBits(I, 1, AllOnes, RHSKnown, Depth + 1))
905 return I;
906
907 Known = KnownBits::urem(LHSKnown, RHSKnown);
908 break;
909 }
910 case Instruction::Call: {
911 bool KnownBitsComputed = false;
912 if (IntrinsicInst *II = dyn_cast<IntrinsicInst>(I)) {
913 switch (II->getIntrinsicID()) {
914 case Intrinsic::abs: {
915 if (DemandedMask == 1)
916 return II->getArgOperand(0);
917 break;
918 }
919 case Intrinsic::ctpop: {
920 // Checking if the number of clear bits is odd (parity)? If the type has
921 // an even number of bits, that's the same as checking if the number of
922 // set bits is odd, so we can eliminate the 'not' op.
923 Value *X;
924 if (DemandedMask == 1 && VTy->getScalarSizeInBits() % 2 == 0 &&
925 match(II->getArgOperand(0), m_Not(m_Value(X)))) {
927 II->getModule(), Intrinsic::ctpop, VTy);
928 return InsertNewInstWith(CallInst::Create(Ctpop, {X}), I->getIterator());
929 }
930 break;
931 }
932 case Intrinsic::bswap: {
933 // If the only bits demanded come from one byte of the bswap result,
934 // just shift the input byte into position to eliminate the bswap.
935 unsigned NLZ = DemandedMask.countl_zero();
936 unsigned NTZ = DemandedMask.countr_zero();
937
938 // Round NTZ down to the next byte. If we have 11 trailing zeros, then
939 // we need all the bits down to bit 8. Likewise, round NLZ. If we
940 // have 14 leading zeros, round to 8.
941 NLZ = alignDown(NLZ, 8);
942 NTZ = alignDown(NTZ, 8);
943 // If we need exactly one byte, we can do this transformation.
944 if (BitWidth - NLZ - NTZ == 8) {
945 // Replace this with either a left or right shift to get the byte into
946 // the right place.
947 Instruction *NewVal;
948 if (NLZ > NTZ)
949 NewVal = BinaryOperator::CreateLShr(
950 II->getArgOperand(0), ConstantInt::get(VTy, NLZ - NTZ));
951 else
952 NewVal = BinaryOperator::CreateShl(
953 II->getArgOperand(0), ConstantInt::get(VTy, NTZ - NLZ));
954 NewVal->takeName(I);
955 return InsertNewInstWith(NewVal, I->getIterator());
956 }
957 break;
958 }
959 case Intrinsic::ptrmask: {
960 unsigned MaskWidth = I->getOperand(1)->getType()->getScalarSizeInBits();
961 RHSKnown = KnownBits(MaskWidth);
962 // If either the LHS or the RHS are Zero, the result is zero.
963 if (SimplifyDemandedBits(I, 0, DemandedMask, LHSKnown, Depth + 1) ||
965 I, 1, (DemandedMask & ~LHSKnown.Zero).zextOrTrunc(MaskWidth),
966 RHSKnown, Depth + 1))
967 return I;
968
969 // TODO: Should be 1-extend
970 RHSKnown = RHSKnown.anyextOrTrunc(BitWidth);
971 assert(!RHSKnown.hasConflict() && "Bits known to be one AND zero?");
972 assert(!LHSKnown.hasConflict() && "Bits known to be one AND zero?");
973
974 Known = LHSKnown & RHSKnown;
975 KnownBitsComputed = true;
976
977 // If the client is only demanding bits we know to be zero, return
978 // `llvm.ptrmask(p, 0)`. We can't return `null` here due to pointer
979 // provenance, but making the mask zero will be easily optimizable in
980 // the backend.
981 if (DemandedMask.isSubsetOf(Known.Zero) &&
982 !match(I->getOperand(1), m_Zero()))
983 return replaceOperand(
984 *I, 1, Constant::getNullValue(I->getOperand(1)->getType()));
985
986 // Mask in demanded space does nothing.
987 // NOTE: We may have attributes associated with the return value of the
988 // llvm.ptrmask intrinsic that will be lost when we just return the
989 // operand. We should try to preserve them.
990 if (DemandedMask.isSubsetOf(RHSKnown.One | LHSKnown.Zero))
991 return I->getOperand(0);
992
993 // If the RHS is a constant, see if we can simplify it.
995 I, 1, (DemandedMask & ~LHSKnown.Zero).zextOrTrunc(MaskWidth)))
996 return I;
997
998 break;
999 }
1000
1001 case Intrinsic::fshr:
1002 case Intrinsic::fshl: {
1003 const APInt *SA;
1004 if (!match(I->getOperand(2), m_APInt(SA)))
1005 break;
1006
1007 // Normalize to funnel shift left. APInt shifts of BitWidth are well-
1008 // defined, so no need to special-case zero shifts here.
1009 uint64_t ShiftAmt = SA->urem(BitWidth);
1010 if (II->getIntrinsicID() == Intrinsic::fshr)
1011 ShiftAmt = BitWidth - ShiftAmt;
1012
1013 APInt DemandedMaskLHS(DemandedMask.lshr(ShiftAmt));
1014 APInt DemandedMaskRHS(DemandedMask.shl(BitWidth - ShiftAmt));
1015 if (I->getOperand(0) != I->getOperand(1)) {
1016 if (SimplifyDemandedBits(I, 0, DemandedMaskLHS, LHSKnown,
1017 Depth + 1) ||
1018 SimplifyDemandedBits(I, 1, DemandedMaskRHS, RHSKnown, Depth + 1))
1019 return I;
1020 } else { // fshl is a rotate
1021 // Avoid converting rotate into funnel shift.
1022 // Only simplify if one operand is constant.
1023 LHSKnown = computeKnownBits(I->getOperand(0), Depth + 1, I);
1024 if (DemandedMaskLHS.isSubsetOf(LHSKnown.Zero | LHSKnown.One) &&
1025 !match(I->getOperand(0), m_SpecificInt(LHSKnown.One))) {
1026 replaceOperand(*I, 0, Constant::getIntegerValue(VTy, LHSKnown.One));
1027 return I;
1028 }
1029
1030 RHSKnown = computeKnownBits(I->getOperand(1), Depth + 1, I);
1031 if (DemandedMaskRHS.isSubsetOf(RHSKnown.Zero | RHSKnown.One) &&
1032 !match(I->getOperand(1), m_SpecificInt(RHSKnown.One))) {
1033 replaceOperand(*I, 1, Constant::getIntegerValue(VTy, RHSKnown.One));
1034 return I;
1035 }
1036 }
1037
1038 Known.Zero = LHSKnown.Zero.shl(ShiftAmt) |
1039 RHSKnown.Zero.lshr(BitWidth - ShiftAmt);
1040 Known.One = LHSKnown.One.shl(ShiftAmt) |
1041 RHSKnown.One.lshr(BitWidth - ShiftAmt);
1042 KnownBitsComputed = true;
1043 break;
1044 }
1045 case Intrinsic::umax: {
1046 // UMax(A, C) == A if ...
1047 // The lowest non-zero bit of DemandMask is higher than the highest
1048 // non-zero bit of C.
1049 const APInt *C;
1050 unsigned CTZ = DemandedMask.countr_zero();
1051 if (match(II->getArgOperand(1), m_APInt(C)) &&
1052 CTZ >= C->getActiveBits())
1053 return II->getArgOperand(0);
1054 break;
1055 }
1056 case Intrinsic::umin: {
1057 // UMin(A, C) == A if ...
1058 // The lowest non-zero bit of DemandMask is higher than the highest
1059 // non-one bit of C.
1060 // This comes from using DeMorgans on the above umax example.
1061 const APInt *C;
1062 unsigned CTZ = DemandedMask.countr_zero();
1063 if (match(II->getArgOperand(1), m_APInt(C)) &&
1064 CTZ >= C->getBitWidth() - C->countl_one())
1065 return II->getArgOperand(0);
1066 break;
1067 }
1068 default: {
1069 // Handle target specific intrinsics
1070 std::optional<Value *> V = targetSimplifyDemandedUseBitsIntrinsic(
1071 *II, DemandedMask, Known, KnownBitsComputed);
1072 if (V)
1073 return *V;
1074 break;
1075 }
1076 }
1077 }
1078
1079 if (!KnownBitsComputed)
1080 computeKnownBits(V, Known, Depth, CxtI);
1081 break;
1082 }
1083 }
1084
1085 if (V->getType()->isPointerTy()) {
1086 Align Alignment = V->getPointerAlignment(DL);
1087 Known.Zero.setLowBits(Log2(Alignment));
1088 }
1089
1090 // If the client is only demanding bits that we know, return the known
1091 // constant. We can't directly simplify pointers as a constant because of
1092 // pointer provenance.
1093 // TODO: We could return `(inttoptr const)` for pointers.
1094 if (!V->getType()->isPointerTy() && DemandedMask.isSubsetOf(Known.Zero | Known.One))
1095 return Constant::getIntegerValue(VTy, Known.One);
1096
1097 if (VerifyKnownBits) {
1098 KnownBits ReferenceKnown = computeKnownBits(V, Depth, CxtI);
1099 if (Known != ReferenceKnown) {
1100 errs() << "Mismatched known bits for " << *V << " in "
1101 << I->getFunction()->getName() << "\n";
1102 errs() << "computeKnownBits(): " << ReferenceKnown << "\n";
1103 errs() << "SimplifyDemandedBits(): " << Known << "\n";
1104 std::abort();
1105 }
1106 }
1107
1108 return nullptr;
1109}
1110
1111/// Helper routine of SimplifyDemandedUseBits. It computes Known
1112/// bits. It also tries to handle simplifications that can be done based on
1113/// DemandedMask, but without modifying the Instruction.
1115 Instruction *I, const APInt &DemandedMask, KnownBits &Known, unsigned Depth,
1116 Instruction *CxtI) {
1117 unsigned BitWidth = DemandedMask.getBitWidth();
1118 Type *ITy = I->getType();
1119
1120 KnownBits LHSKnown(BitWidth);
1121 KnownBits RHSKnown(BitWidth);
1122
1123 // Despite the fact that we can't simplify this instruction in all User's
1124 // context, we can at least compute the known bits, and we can
1125 // do simplifications that apply to *just* the one user if we know that
1126 // this instruction has a simpler value in that context.
1127 switch (I->getOpcode()) {
1128 case Instruction::And: {
1129 computeKnownBits(I->getOperand(1), RHSKnown, Depth + 1, CxtI);
1130 computeKnownBits(I->getOperand(0), LHSKnown, Depth + 1, CxtI);
1131 Known = analyzeKnownBitsFromAndXorOr(cast<Operator>(I), LHSKnown, RHSKnown,
1132 Depth, SQ.getWithInstruction(CxtI));
1134
1135 // If the client is only demanding bits that we know, return the known
1136 // constant.
1137 if (DemandedMask.isSubsetOf(Known.Zero | Known.One))
1138 return Constant::getIntegerValue(ITy, Known.One);
1139
1140 // If all of the demanded bits are known 1 on one side, return the other.
1141 // These bits cannot contribute to the result of the 'and' in this context.
1142 if (DemandedMask.isSubsetOf(LHSKnown.Zero | RHSKnown.One))
1143 return I->getOperand(0);
1144 if (DemandedMask.isSubsetOf(RHSKnown.Zero | LHSKnown.One))
1145 return I->getOperand(1);
1146
1147 break;
1148 }
1149 case Instruction::Or: {
1150 computeKnownBits(I->getOperand(1), RHSKnown, Depth + 1, CxtI);
1151 computeKnownBits(I->getOperand(0), LHSKnown, Depth + 1, CxtI);
1152 Known = analyzeKnownBitsFromAndXorOr(cast<Operator>(I), LHSKnown, RHSKnown,
1153 Depth, SQ.getWithInstruction(CxtI));
1155
1156 // If the client is only demanding bits that we know, return the known
1157 // constant.
1158 if (DemandedMask.isSubsetOf(Known.Zero | Known.One))
1159 return Constant::getIntegerValue(ITy, Known.One);
1160
1161 // We can simplify (X|Y) -> X or Y in the user's context if we know that
1162 // only bits from X or Y are demanded.
1163 // If all of the demanded bits are known zero on one side, return the other.
1164 // These bits cannot contribute to the result of the 'or' in this context.
1165 if (DemandedMask.isSubsetOf(LHSKnown.One | RHSKnown.Zero))
1166 return I->getOperand(0);
1167 if (DemandedMask.isSubsetOf(RHSKnown.One | LHSKnown.Zero))
1168 return I->getOperand(1);
1169
1170 break;
1171 }
1172 case Instruction::Xor: {
1173 computeKnownBits(I->getOperand(1), RHSKnown, Depth + 1, CxtI);
1174 computeKnownBits(I->getOperand(0), LHSKnown, Depth + 1, CxtI);
1175 Known = analyzeKnownBitsFromAndXorOr(cast<Operator>(I), LHSKnown, RHSKnown,
1176 Depth, SQ.getWithInstruction(CxtI));
1178
1179 // If the client is only demanding bits that we know, return the known
1180 // constant.
1181 if (DemandedMask.isSubsetOf(Known.Zero | Known.One))
1182 return Constant::getIntegerValue(ITy, Known.One);
1183
1184 // We can simplify (X^Y) -> X or Y in the user's context if we know that
1185 // only bits from X or Y are demanded.
1186 // If all of the demanded bits are known zero on one side, return the other.
1187 if (DemandedMask.isSubsetOf(RHSKnown.Zero))
1188 return I->getOperand(0);
1189 if (DemandedMask.isSubsetOf(LHSKnown.Zero))
1190 return I->getOperand(1);
1191
1192 break;
1193 }
1194 case Instruction::Add: {
1195 unsigned NLZ = DemandedMask.countl_zero();
1196 APInt DemandedFromOps = APInt::getLowBitsSet(BitWidth, BitWidth - NLZ);
1197
1198 // If an operand adds zeros to every bit below the highest demanded bit,
1199 // that operand doesn't change the result. Return the other side.
1200 computeKnownBits(I->getOperand(1), RHSKnown, Depth + 1, CxtI);
1201 if (DemandedFromOps.isSubsetOf(RHSKnown.Zero))
1202 return I->getOperand(0);
1203
1204 computeKnownBits(I->getOperand(0), LHSKnown, Depth + 1, CxtI);
1205 if (DemandedFromOps.isSubsetOf(LHSKnown.Zero))
1206 return I->getOperand(1);
1207
1208 bool NSW = cast<OverflowingBinaryOperator>(I)->hasNoSignedWrap();
1209 Known = KnownBits::computeForAddSub(/*Add*/ true, NSW, LHSKnown, RHSKnown);
1211 break;
1212 }
1213 case Instruction::Sub: {
1214 unsigned NLZ = DemandedMask.countl_zero();
1215 APInt DemandedFromOps = APInt::getLowBitsSet(BitWidth, BitWidth - NLZ);
1216
1217 // If an operand subtracts zeros from every bit below the highest demanded
1218 // bit, that operand doesn't change the result. Return the other side.
1219 computeKnownBits(I->getOperand(1), RHSKnown, Depth + 1, CxtI);
1220 if (DemandedFromOps.isSubsetOf(RHSKnown.Zero))
1221 return I->getOperand(0);
1222
1223 bool NSW = cast<OverflowingBinaryOperator>(I)->hasNoSignedWrap();
1224 computeKnownBits(I->getOperand(0), LHSKnown, Depth + 1, CxtI);
1225 Known = KnownBits::computeForAddSub(/*Add*/ false, NSW, LHSKnown, RHSKnown);
1227 break;
1228 }
1229 case Instruction::AShr: {
1230 // Compute the Known bits to simplify things downstream.
1231 computeKnownBits(I, Known, Depth, CxtI);
1232
1233 // If this user is only demanding bits that we know, return the known
1234 // constant.
1235 if (DemandedMask.isSubsetOf(Known.Zero | Known.One))
1236 return Constant::getIntegerValue(ITy, Known.One);
1237
1238 // If the right shift operand 0 is a result of a left shift by the same
1239 // amount, this is probably a zero/sign extension, which may be unnecessary,
1240 // if we do not demand any of the new sign bits. So, return the original
1241 // operand instead.
1242 const APInt *ShiftRC;
1243 const APInt *ShiftLC;
1244 Value *X;
1245 unsigned BitWidth = DemandedMask.getBitWidth();
1246 if (match(I,
1247 m_AShr(m_Shl(m_Value(X), m_APInt(ShiftLC)), m_APInt(ShiftRC))) &&
1248 ShiftLC == ShiftRC && ShiftLC->ult(BitWidth) &&
1249 DemandedMask.isSubsetOf(APInt::getLowBitsSet(
1250 BitWidth, BitWidth - ShiftRC->getZExtValue()))) {
1251 return X;
1252 }
1253
1254 break;
1255 }
1256 default:
1257 // Compute the Known bits to simplify things downstream.
1258 computeKnownBits(I, Known, Depth, CxtI);
1259
1260 // If this user is only demanding bits that we know, return the known
1261 // constant.
1262 if (DemandedMask.isSubsetOf(Known.Zero|Known.One))
1263 return Constant::getIntegerValue(ITy, Known.One);
1264
1265 break;
1266 }
1267
1268 return nullptr;
1269}
1270
1271/// Helper routine of SimplifyDemandedUseBits. It tries to simplify
1272/// "E1 = (X lsr C1) << C2", where the C1 and C2 are constant, into
1273/// "E2 = X << (C2 - C1)" or "E2 = X >> (C1 - C2)", depending on the sign
1274/// of "C2-C1".
1275///
1276/// Suppose E1 and E2 are generally different in bits S={bm, bm+1,
1277/// ..., bn}, without considering the specific value X is holding.
1278/// This transformation is legal iff one of following conditions is hold:
1279/// 1) All the bit in S are 0, in this case E1 == E2.
1280/// 2) We don't care those bits in S, per the input DemandedMask.
1281/// 3) Combination of 1) and 2). Some bits in S are 0, and we don't care the
1282/// rest bits.
1283///
1284/// Currently we only test condition 2).
1285///
1286/// As with SimplifyDemandedUseBits, it returns NULL if the simplification was
1287/// not successful.
1289 Instruction *Shr, const APInt &ShrOp1, Instruction *Shl,
1290 const APInt &ShlOp1, const APInt &DemandedMask, KnownBits &Known) {
1291 if (!ShlOp1 || !ShrOp1)
1292 return nullptr; // No-op.
1293
1294 Value *VarX = Shr->getOperand(0);
1295 Type *Ty = VarX->getType();
1296 unsigned BitWidth = Ty->getScalarSizeInBits();
1297 if (ShlOp1.uge(BitWidth) || ShrOp1.uge(BitWidth))
1298 return nullptr; // Undef.
1299
1300 unsigned ShlAmt = ShlOp1.getZExtValue();
1301 unsigned ShrAmt = ShrOp1.getZExtValue();
1302
1303 Known.One.clearAllBits();
1304 Known.Zero.setLowBits(ShlAmt - 1);
1305 Known.Zero &= DemandedMask;
1306
1307 APInt BitMask1(APInt::getAllOnes(BitWidth));
1308 APInt BitMask2(APInt::getAllOnes(BitWidth));
1309
1310 bool isLshr = (Shr->getOpcode() == Instruction::LShr);
1311 BitMask1 = isLshr ? (BitMask1.lshr(ShrAmt) << ShlAmt) :
1312 (BitMask1.ashr(ShrAmt) << ShlAmt);
1313
1314 if (ShrAmt <= ShlAmt) {
1315 BitMask2 <<= (ShlAmt - ShrAmt);
1316 } else {
1317 BitMask2 = isLshr ? BitMask2.lshr(ShrAmt - ShlAmt):
1318 BitMask2.ashr(ShrAmt - ShlAmt);
1319 }
1320
1321 // Check if condition-2 (see the comment to this function) is satified.
1322 if ((BitMask1 & DemandedMask) == (BitMask2 & DemandedMask)) {
1323 if (ShrAmt == ShlAmt)
1324 return VarX;
1325
1326 if (!Shr->hasOneUse())
1327 return nullptr;
1328
1329 BinaryOperator *New;
1330 if (ShrAmt < ShlAmt) {
1331 Constant *Amt = ConstantInt::get(VarX->getType(), ShlAmt - ShrAmt);
1332 New = BinaryOperator::CreateShl(VarX, Amt);
1333 BinaryOperator *Orig = cast<BinaryOperator>(Shl);
1334 New->setHasNoSignedWrap(Orig->hasNoSignedWrap());
1335 New->setHasNoUnsignedWrap(Orig->hasNoUnsignedWrap());
1336 } else {
1337 Constant *Amt = ConstantInt::get(VarX->getType(), ShrAmt - ShlAmt);
1338 New = isLshr ? BinaryOperator::CreateLShr(VarX, Amt) :
1339 BinaryOperator::CreateAShr(VarX, Amt);
1340 if (cast<BinaryOperator>(Shr)->isExact())
1341 New->setIsExact(true);
1342 }
1343
1344 return InsertNewInstWith(New, Shl->getIterator());
1345 }
1346
1347 return nullptr;
1348}
1349
1350/// The specified value produces a vector with any number of elements.
1351/// This method analyzes which elements of the operand are poison and
1352/// returns that information in PoisonElts.
1353///
1354/// DemandedElts contains the set of elements that are actually used by the
1355/// caller, and by default (AllowMultipleUsers equals false) the value is
1356/// simplified only if it has a single caller. If AllowMultipleUsers is set
1357/// to true, DemandedElts refers to the union of sets of elements that are
1358/// used by all callers.
1359///
1360/// If the information about demanded elements can be used to simplify the
1361/// operation, the operation is simplified, then the resultant value is
1362/// returned. This returns null if no change was made.
1364 APInt DemandedElts,
1365 APInt &PoisonElts,
1366 unsigned Depth,
1367 bool AllowMultipleUsers) {
1368 // Cannot analyze scalable type. The number of vector elements is not a
1369 // compile-time constant.
1370 if (isa<ScalableVectorType>(V->getType()))
1371 return nullptr;
1372
1373 unsigned VWidth = cast<FixedVectorType>(V->getType())->getNumElements();
1374 APInt EltMask(APInt::getAllOnes(VWidth));
1375 assert((DemandedElts & ~EltMask) == 0 && "Invalid DemandedElts!");
1376
1377 if (match(V, m_Poison())) {
1378 // If the entire vector is poison, just return this info.
1379 PoisonElts = EltMask;
1380 return nullptr;
1381 }
1382
1383 if (DemandedElts.isZero()) { // If nothing is demanded, provide poison.
1384 PoisonElts = EltMask;
1385 return PoisonValue::get(V->getType());
1386 }
1387
1388 PoisonElts = 0;
1389
1390 if (auto *C = dyn_cast<Constant>(V)) {
1391 // Check if this is identity. If so, return 0 since we are not simplifying
1392 // anything.
1393 if (DemandedElts.isAllOnes())
1394 return nullptr;
1395
1396 Type *EltTy = cast<VectorType>(V->getType())->getElementType();
1397 Constant *Poison = PoisonValue::get(EltTy);
1399 for (unsigned i = 0; i != VWidth; ++i) {
1400 if (!DemandedElts[i]) { // If not demanded, set to poison.
1401 Elts.push_back(Poison);
1402 PoisonElts.setBit(i);
1403 continue;
1404 }
1405
1406 Constant *Elt = C->getAggregateElement(i);
1407 if (!Elt) return nullptr;
1408
1409 Elts.push_back(Elt);
1410 if (isa<PoisonValue>(Elt)) // Already poison.
1411 PoisonElts.setBit(i);
1412 }
1413
1414 // If we changed the constant, return it.
1415 Constant *NewCV = ConstantVector::get(Elts);
1416 return NewCV != C ? NewCV : nullptr;
1417 }
1418
1419 // Limit search depth.
1420 if (Depth == 10)
1421 return nullptr;
1422
1423 if (!AllowMultipleUsers) {
1424 // If multiple users are using the root value, proceed with
1425 // simplification conservatively assuming that all elements
1426 // are needed.
1427 if (!V->hasOneUse()) {
1428 // Quit if we find multiple users of a non-root value though.
1429 // They'll be handled when it's their turn to be visited by
1430 // the main instcombine process.
1431 if (Depth != 0)
1432 // TODO: Just compute the PoisonElts information recursively.
1433 return nullptr;
1434
1435 // Conservatively assume that all elements are needed.
1436 DemandedElts = EltMask;
1437 }
1438 }
1439
1440 Instruction *I = dyn_cast<Instruction>(V);
1441 if (!I) return nullptr; // Only analyze instructions.
1442
1443 bool MadeChange = false;
1444 auto simplifyAndSetOp = [&](Instruction *Inst, unsigned OpNum,
1445 APInt Demanded, APInt &Undef) {
1446 auto *II = dyn_cast<IntrinsicInst>(Inst);
1447 Value *Op = II ? II->getArgOperand(OpNum) : Inst->getOperand(OpNum);
1448 if (Value *V = SimplifyDemandedVectorElts(Op, Demanded, Undef, Depth + 1)) {
1449 replaceOperand(*Inst, OpNum, V);
1450 MadeChange = true;
1451 }
1452 };
1453
1454 APInt PoisonElts2(VWidth, 0);
1455 APInt PoisonElts3(VWidth, 0);
1456 switch (I->getOpcode()) {
1457 default: break;
1458
1459 case Instruction::GetElementPtr: {
1460 // The LangRef requires that struct geps have all constant indices. As
1461 // such, we can't convert any operand to partial undef.
1462 auto mayIndexStructType = [](GetElementPtrInst &GEP) {
1463 for (auto I = gep_type_begin(GEP), E = gep_type_end(GEP);
1464 I != E; I++)
1465 if (I.isStruct())
1466 return true;
1467 return false;
1468 };
1469 if (mayIndexStructType(cast<GetElementPtrInst>(*I)))
1470 break;
1471
1472 // Conservatively track the demanded elements back through any vector
1473 // operands we may have. We know there must be at least one, or we
1474 // wouldn't have a vector result to get here. Note that we intentionally
1475 // merge the undef bits here since gepping with either an poison base or
1476 // index results in poison.
1477 for (unsigned i = 0; i < I->getNumOperands(); i++) {
1478 if (i == 0 ? match(I->getOperand(i), m_Undef())
1479 : match(I->getOperand(i), m_Poison())) {
1480 // If the entire vector is undefined, just return this info.
1481 PoisonElts = EltMask;
1482 return nullptr;
1483 }
1484 if (I->getOperand(i)->getType()->isVectorTy()) {
1485 APInt PoisonEltsOp(VWidth, 0);
1486 simplifyAndSetOp(I, i, DemandedElts, PoisonEltsOp);
1487 // gep(x, undef) is not undef, so skip considering idx ops here
1488 // Note that we could propagate poison, but we can't distinguish between
1489 // undef & poison bits ATM
1490 if (i == 0)
1491 PoisonElts |= PoisonEltsOp;
1492 }
1493 }
1494
1495 break;
1496 }
1497 case Instruction::InsertElement: {
1498 // If this is a variable index, we don't know which element it overwrites.
1499 // demand exactly the same input as we produce.
1500 ConstantInt *Idx = dyn_cast<ConstantInt>(I->getOperand(2));
1501 if (!Idx) {
1502 // Note that we can't propagate undef elt info, because we don't know
1503 // which elt is getting updated.
1504 simplifyAndSetOp(I, 0, DemandedElts, PoisonElts2);
1505 break;
1506 }
1507
1508 // The element inserted overwrites whatever was there, so the input demanded
1509 // set is simpler than the output set.
1510 unsigned IdxNo = Idx->getZExtValue();
1511 APInt PreInsertDemandedElts = DemandedElts;
1512 if (IdxNo < VWidth)
1513 PreInsertDemandedElts.clearBit(IdxNo);
1514
1515 // If we only demand the element that is being inserted and that element
1516 // was extracted from the same index in another vector with the same type,
1517 // replace this insert with that other vector.
1518 // Note: This is attempted before the call to simplifyAndSetOp because that
1519 // may change PoisonElts to a value that does not match with Vec.
1520 Value *Vec;
1521 if (PreInsertDemandedElts == 0 &&
1522 match(I->getOperand(1),
1523 m_ExtractElt(m_Value(Vec), m_SpecificInt(IdxNo))) &&
1524 Vec->getType() == I->getType()) {
1525 return Vec;
1526 }
1527
1528 simplifyAndSetOp(I, 0, PreInsertDemandedElts, PoisonElts);
1529
1530 // If this is inserting an element that isn't demanded, remove this
1531 // insertelement.
1532 if (IdxNo >= VWidth || !DemandedElts[IdxNo]) {
1533 Worklist.push(I);
1534 return I->getOperand(0);
1535 }
1536
1537 // The inserted element is defined.
1538 PoisonElts.clearBit(IdxNo);
1539 break;
1540 }
1541 case Instruction::ShuffleVector: {
1542 auto *Shuffle = cast<ShuffleVectorInst>(I);
1543 assert(Shuffle->getOperand(0)->getType() ==
1544 Shuffle->getOperand(1)->getType() &&
1545 "Expected shuffle operands to have same type");
1546 unsigned OpWidth = cast<FixedVectorType>(Shuffle->getOperand(0)->getType())
1547 ->getNumElements();
1548 // Handle trivial case of a splat. Only check the first element of LHS
1549 // operand.
1550 if (all_of(Shuffle->getShuffleMask(), [](int Elt) { return Elt == 0; }) &&
1551 DemandedElts.isAllOnes()) {
1552 if (!isa<PoisonValue>(I->getOperand(1))) {
1553 I->setOperand(1, PoisonValue::get(I->getOperand(1)->getType()));
1554 MadeChange = true;
1555 }
1556 APInt LeftDemanded(OpWidth, 1);
1557 APInt LHSPoisonElts(OpWidth, 0);
1558 simplifyAndSetOp(I, 0, LeftDemanded, LHSPoisonElts);
1559 if (LHSPoisonElts[0])
1560 PoisonElts = EltMask;
1561 else
1562 PoisonElts.clearAllBits();
1563 break;
1564 }
1565
1566 APInt LeftDemanded(OpWidth, 0), RightDemanded(OpWidth, 0);
1567 for (unsigned i = 0; i < VWidth; i++) {
1568 if (DemandedElts[i]) {
1569 unsigned MaskVal = Shuffle->getMaskValue(i);
1570 if (MaskVal != -1u) {
1571 assert(MaskVal < OpWidth * 2 &&
1572 "shufflevector mask index out of range!");
1573 if (MaskVal < OpWidth)
1574 LeftDemanded.setBit(MaskVal);
1575 else
1576 RightDemanded.setBit(MaskVal - OpWidth);
1577 }
1578 }
1579 }
1580
1581 APInt LHSPoisonElts(OpWidth, 0);
1582 simplifyAndSetOp(I, 0, LeftDemanded, LHSPoisonElts);
1583
1584 APInt RHSPoisonElts(OpWidth, 0);
1585 simplifyAndSetOp(I, 1, RightDemanded, RHSPoisonElts);
1586
1587 // If this shuffle does not change the vector length and the elements
1588 // demanded by this shuffle are an identity mask, then this shuffle is
1589 // unnecessary.
1590 //
1591 // We are assuming canonical form for the mask, so the source vector is
1592 // operand 0 and operand 1 is not used.
1593 //
1594 // Note that if an element is demanded and this shuffle mask is undefined
1595 // for that element, then the shuffle is not considered an identity
1596 // operation. The shuffle prevents poison from the operand vector from
1597 // leaking to the result by replacing poison with an undefined value.
1598 if (VWidth == OpWidth) {
1599 bool IsIdentityShuffle = true;
1600 for (unsigned i = 0; i < VWidth; i++) {
1601 unsigned MaskVal = Shuffle->getMaskValue(i);
1602 if (DemandedElts[i] && i != MaskVal) {
1603 IsIdentityShuffle = false;
1604 break;
1605 }
1606 }
1607 if (IsIdentityShuffle)
1608 return Shuffle->getOperand(0);
1609 }
1610
1611 bool NewPoisonElts = false;
1612 unsigned LHSIdx = -1u, LHSValIdx = -1u;
1613 unsigned RHSIdx = -1u, RHSValIdx = -1u;
1614 bool LHSUniform = true;
1615 bool RHSUniform = true;
1616 for (unsigned i = 0; i < VWidth; i++) {
1617 unsigned MaskVal = Shuffle->getMaskValue(i);
1618 if (MaskVal == -1u) {
1619 PoisonElts.setBit(i);
1620 } else if (!DemandedElts[i]) {
1621 NewPoisonElts = true;
1622 PoisonElts.setBit(i);
1623 } else if (MaskVal < OpWidth) {
1624 if (LHSPoisonElts[MaskVal]) {
1625 NewPoisonElts = true;
1626 PoisonElts.setBit(i);
1627 } else {
1628 LHSIdx = LHSIdx == -1u ? i : OpWidth;
1629 LHSValIdx = LHSValIdx == -1u ? MaskVal : OpWidth;
1630 LHSUniform = LHSUniform && (MaskVal == i);
1631 }
1632 } else {
1633 if (RHSPoisonElts[MaskVal - OpWidth]) {
1634 NewPoisonElts = true;
1635 PoisonElts.setBit(i);
1636 } else {
1637 RHSIdx = RHSIdx == -1u ? i : OpWidth;
1638 RHSValIdx = RHSValIdx == -1u ? MaskVal - OpWidth : OpWidth;
1639 RHSUniform = RHSUniform && (MaskVal - OpWidth == i);
1640 }
1641 }
1642 }
1643
1644 // Try to transform shuffle with constant vector and single element from
1645 // this constant vector to single insertelement instruction.
1646 // shufflevector V, C, <v1, v2, .., ci, .., vm> ->
1647 // insertelement V, C[ci], ci-n
1648 if (OpWidth ==
1649 cast<FixedVectorType>(Shuffle->getType())->getNumElements()) {
1650 Value *Op = nullptr;
1651 Constant *Value = nullptr;
1652 unsigned Idx = -1u;
1653
1654 // Find constant vector with the single element in shuffle (LHS or RHS).
1655 if (LHSIdx < OpWidth && RHSUniform) {
1656 if (auto *CV = dyn_cast<ConstantVector>(Shuffle->getOperand(0))) {
1657 Op = Shuffle->getOperand(1);
1658 Value = CV->getOperand(LHSValIdx);
1659 Idx = LHSIdx;
1660 }
1661 }
1662 if (RHSIdx < OpWidth && LHSUniform) {
1663 if (auto *CV = dyn_cast<ConstantVector>(Shuffle->getOperand(1))) {
1664 Op = Shuffle->getOperand(0);
1665 Value = CV->getOperand(RHSValIdx);
1666 Idx = RHSIdx;
1667 }
1668 }
1669 // Found constant vector with single element - convert to insertelement.
1670 if (Op && Value) {
1672 Op, Value, ConstantInt::get(Type::getInt64Ty(I->getContext()), Idx),
1673 Shuffle->getName());
1674 InsertNewInstWith(New, Shuffle->getIterator());
1675 return New;
1676 }
1677 }
1678 if (NewPoisonElts) {
1679 // Add additional discovered undefs.
1681 for (unsigned i = 0; i < VWidth; ++i) {
1682 if (PoisonElts[i])
1684 else
1685 Elts.push_back(Shuffle->getMaskValue(i));
1686 }
1687 Shuffle->setShuffleMask(Elts);
1688 MadeChange = true;
1689 }
1690 break;
1691 }
1692 case Instruction::Select: {
1693 // If this is a vector select, try to transform the select condition based
1694 // on the current demanded elements.
1695 SelectInst *Sel = cast<SelectInst>(I);
1696 if (Sel->getCondition()->getType()->isVectorTy()) {
1697 // TODO: We are not doing anything with PoisonElts based on this call.
1698 // It is overwritten below based on the other select operands. If an
1699 // element of the select condition is known undef, then we are free to
1700 // choose the output value from either arm of the select. If we know that
1701 // one of those values is undef, then the output can be undef.
1702 simplifyAndSetOp(I, 0, DemandedElts, PoisonElts);
1703 }
1704
1705 // Next, see if we can transform the arms of the select.
1706 APInt DemandedLHS(DemandedElts), DemandedRHS(DemandedElts);
1707 if (auto *CV = dyn_cast<ConstantVector>(Sel->getCondition())) {
1708 for (unsigned i = 0; i < VWidth; i++) {
1709 // isNullValue() always returns false when called on a ConstantExpr.
1710 // Skip constant expressions to avoid propagating incorrect information.
1711 Constant *CElt = CV->getAggregateElement(i);
1712 if (isa<ConstantExpr>(CElt))
1713 continue;
1714 // TODO: If a select condition element is undef, we can demand from
1715 // either side. If one side is known undef, choosing that side would
1716 // propagate undef.
1717 if (CElt->isNullValue())
1718 DemandedLHS.clearBit(i);
1719 else
1720 DemandedRHS.clearBit(i);
1721 }
1722 }
1723
1724 simplifyAndSetOp(I, 1, DemandedLHS, PoisonElts2);
1725 simplifyAndSetOp(I, 2, DemandedRHS, PoisonElts3);
1726
1727 // Output elements are undefined if the element from each arm is undefined.
1728 // TODO: This can be improved. See comment in select condition handling.
1729 PoisonElts = PoisonElts2 & PoisonElts3;
1730 break;
1731 }
1732 case Instruction::BitCast: {
1733 // Vector->vector casts only.
1734 VectorType *VTy = dyn_cast<VectorType>(I->getOperand(0)->getType());
1735 if (!VTy) break;
1736 unsigned InVWidth = cast<FixedVectorType>(VTy)->getNumElements();
1737 APInt InputDemandedElts(InVWidth, 0);
1738 PoisonElts2 = APInt(InVWidth, 0);
1739 unsigned Ratio;
1740
1741 if (VWidth == InVWidth) {
1742 // If we are converting from <4 x i32> -> <4 x f32>, we demand the same
1743 // elements as are demanded of us.
1744 Ratio = 1;
1745 InputDemandedElts = DemandedElts;
1746 } else if ((VWidth % InVWidth) == 0) {
1747 // If the number of elements in the output is a multiple of the number of
1748 // elements in the input then an input element is live if any of the
1749 // corresponding output elements are live.
1750 Ratio = VWidth / InVWidth;
1751 for (unsigned OutIdx = 0; OutIdx != VWidth; ++OutIdx)
1752 if (DemandedElts[OutIdx])
1753 InputDemandedElts.setBit(OutIdx / Ratio);
1754 } else if ((InVWidth % VWidth) == 0) {
1755 // If the number of elements in the input is a multiple of the number of
1756 // elements in the output then an input element is live if the
1757 // corresponding output element is live.
1758 Ratio = InVWidth / VWidth;
1759 for (unsigned InIdx = 0; InIdx != InVWidth; ++InIdx)
1760 if (DemandedElts[InIdx / Ratio])
1761 InputDemandedElts.setBit(InIdx);
1762 } else {
1763 // Unsupported so far.
1764 break;
1765 }
1766
1767 simplifyAndSetOp(I, 0, InputDemandedElts, PoisonElts2);
1768
1769 if (VWidth == InVWidth) {
1770 PoisonElts = PoisonElts2;
1771 } else if ((VWidth % InVWidth) == 0) {
1772 // If the number of elements in the output is a multiple of the number of
1773 // elements in the input then an output element is undef if the
1774 // corresponding input element is undef.
1775 for (unsigned OutIdx = 0; OutIdx != VWidth; ++OutIdx)
1776 if (PoisonElts2[OutIdx / Ratio])
1777 PoisonElts.setBit(OutIdx);
1778 } else if ((InVWidth % VWidth) == 0) {
1779 // If the number of elements in the input is a multiple of the number of
1780 // elements in the output then an output element is undef if all of the
1781 // corresponding input elements are undef.
1782 for (unsigned OutIdx = 0; OutIdx != VWidth; ++OutIdx) {
1783 APInt SubUndef = PoisonElts2.lshr(OutIdx * Ratio).zextOrTrunc(Ratio);
1784 if (SubUndef.popcount() == Ratio)
1785 PoisonElts.setBit(OutIdx);
1786 }
1787 } else {
1788 llvm_unreachable("Unimp");
1789 }
1790 break;
1791 }
1792 case Instruction::FPTrunc:
1793 case Instruction::FPExt:
1794 simplifyAndSetOp(I, 0, DemandedElts, PoisonElts);
1795 break;
1796
1797 case Instruction::Call: {
1798 IntrinsicInst *II = dyn_cast<IntrinsicInst>(I);
1799 if (!II) break;
1800 switch (II->getIntrinsicID()) {
1801 case Intrinsic::masked_gather: // fallthrough
1802 case Intrinsic::masked_load: {
1803 // Subtlety: If we load from a pointer, the pointer must be valid
1804 // regardless of whether the element is demanded. Doing otherwise risks
1805 // segfaults which didn't exist in the original program.
1806 APInt DemandedPtrs(APInt::getAllOnes(VWidth)),
1807 DemandedPassThrough(DemandedElts);
1808 if (auto *CV = dyn_cast<ConstantVector>(II->getOperand(2)))
1809 for (unsigned i = 0; i < VWidth; i++) {
1810 Constant *CElt = CV->getAggregateElement(i);
1811 if (CElt->isNullValue())
1812 DemandedPtrs.clearBit(i);
1813 else if (CElt->isAllOnesValue())
1814 DemandedPassThrough.clearBit(i);
1815 }
1816 if (II->getIntrinsicID() == Intrinsic::masked_gather)
1817 simplifyAndSetOp(II, 0, DemandedPtrs, PoisonElts2);
1818 simplifyAndSetOp(II, 3, DemandedPassThrough, PoisonElts3);
1819
1820 // Output elements are undefined if the element from both sources are.
1821 // TODO: can strengthen via mask as well.
1822 PoisonElts = PoisonElts2 & PoisonElts3;
1823 break;
1824 }
1825 default: {
1826 // Handle target specific intrinsics
1827 std::optional<Value *> V = targetSimplifyDemandedVectorEltsIntrinsic(
1828 *II, DemandedElts, PoisonElts, PoisonElts2, PoisonElts3,
1829 simplifyAndSetOp);
1830 if (V)
1831 return *V;
1832 break;
1833 }
1834 } // switch on IntrinsicID
1835 break;
1836 } // case Call
1837 } // switch on Opcode
1838
1839 // TODO: We bail completely on integer div/rem and shifts because they have
1840 // UB/poison potential, but that should be refined.
1841 BinaryOperator *BO;
1842 if (match(I, m_BinOp(BO)) && !BO->isIntDivRem() && !BO->isShift()) {
1843 Value *X = BO->getOperand(0);
1844 Value *Y = BO->getOperand(1);
1845
1846 // Look for an equivalent binop except that one operand has been shuffled.
1847 // If the demand for this binop only includes elements that are the same as
1848 // the other binop, then we may be able to replace this binop with a use of
1849 // the earlier one.
1850 //
1851 // Example:
1852 // %other_bo = bo (shuf X, {0}), Y
1853 // %this_extracted_bo = extelt (bo X, Y), 0
1854 // -->
1855 // %other_bo = bo (shuf X, {0}), Y
1856 // %this_extracted_bo = extelt %other_bo, 0
1857 //
1858 // TODO: Handle demand of an arbitrary single element or more than one
1859 // element instead of just element 0.
1860 // TODO: Unlike general demanded elements transforms, this should be safe
1861 // for any (div/rem/shift) opcode too.
1862 if (DemandedElts == 1 && !X->hasOneUse() && !Y->hasOneUse() &&
1863 BO->hasOneUse() ) {
1864
1865 auto findShufBO = [&](bool MatchShufAsOp0) -> User * {
1866 // Try to use shuffle-of-operand in place of an operand:
1867 // bo X, Y --> bo (shuf X), Y
1868 // bo X, Y --> bo X, (shuf Y)
1869 BinaryOperator::BinaryOps Opcode = BO->getOpcode();
1870 Value *ShufOp = MatchShufAsOp0 ? X : Y;
1871 Value *OtherOp = MatchShufAsOp0 ? Y : X;
1872 for (User *U : OtherOp->users()) {
1873 ArrayRef<int> Mask;
1874 auto Shuf = m_Shuffle(m_Specific(ShufOp), m_Value(), m_Mask(Mask));
1875 if (BO->isCommutative()
1876 ? match(U, m_c_BinOp(Opcode, Shuf, m_Specific(OtherOp)))
1877 : MatchShufAsOp0
1878 ? match(U, m_BinOp(Opcode, Shuf, m_Specific(OtherOp)))
1879 : match(U, m_BinOp(Opcode, m_Specific(OtherOp), Shuf)))
1880 if (match(Mask, m_ZeroMask()) && Mask[0] != PoisonMaskElem)
1881 if (DT.dominates(U, I))
1882 return U;
1883 }
1884 return nullptr;
1885 };
1886
1887 if (User *ShufBO = findShufBO(/* MatchShufAsOp0 */ true))
1888 return ShufBO;
1889 if (User *ShufBO = findShufBO(/* MatchShufAsOp0 */ false))
1890 return ShufBO;
1891 }
1892
1893 simplifyAndSetOp(I, 0, DemandedElts, PoisonElts);
1894 simplifyAndSetOp(I, 1, DemandedElts, PoisonElts2);
1895
1896 // Output elements are undefined if both are undefined. Consider things
1897 // like undef & 0. The result is known zero, not undef.
1898 PoisonElts &= PoisonElts2;
1899 }
1900
1901 // If we've proven all of the lanes poison, return a poison value.
1902 // TODO: Intersect w/demanded lanes
1903 if (PoisonElts.isAllOnes())
1904 return PoisonValue::get(I->getType());
1905
1906 return MadeChange ? I : nullptr;
1907}
1908
1909/// For floating-point classes that resolve to a single bit pattern, return that
1910/// value.
1912 switch (Mask) {
1913 case fcPosZero:
1914 return ConstantFP::getZero(Ty);
1915 case fcNegZero:
1916 return ConstantFP::getZero(Ty, true);
1917 case fcPosInf:
1918 return ConstantFP::getInfinity(Ty);
1919 case fcNegInf:
1920 return ConstantFP::getInfinity(Ty, true);
1921 case fcNone:
1922 return PoisonValue::get(Ty);
1923 default:
1924 return nullptr;
1925 }
1926}
1927
1929 Value *V, const FPClassTest DemandedMask, KnownFPClass &Known,
1930 unsigned Depth, Instruction *CxtI) {
1931 assert(Depth <= MaxAnalysisRecursionDepth && "Limit Search Depth");
1932 Type *VTy = V->getType();
1933
1934 assert(Known == KnownFPClass() && "expected uninitialized state");
1935
1936 if (DemandedMask == fcNone)
1937 return isa<UndefValue>(V) ? nullptr : PoisonValue::get(VTy);
1938
1940 return nullptr;
1941
1942 Instruction *I = dyn_cast<Instruction>(V);
1943 if (!I) {
1944 // Handle constants and arguments
1945 Known = computeKnownFPClass(V, fcAllFlags, CxtI, Depth + 1);
1946 Value *FoldedToConst =
1947 getFPClassConstant(VTy, DemandedMask & Known.KnownFPClasses);
1948 return FoldedToConst == V ? nullptr : FoldedToConst;
1949 }
1950
1951 if (!I->hasOneUse())
1952 return nullptr;
1953
1954 // TODO: Should account for nofpclass/FastMathFlags on current instruction
1955 switch (I->getOpcode()) {
1956 case Instruction::FNeg: {
1957 if (SimplifyDemandedFPClass(I, 0, llvm::fneg(DemandedMask), Known,
1958 Depth + 1))
1959 return I;
1960 Known.fneg();
1961 break;
1962 }
1963 case Instruction::Call: {
1964 CallInst *CI = cast<CallInst>(I);
1965 switch (CI->getIntrinsicID()) {
1966 case Intrinsic::fabs:
1967 if (SimplifyDemandedFPClass(I, 0, llvm::inverse_fabs(DemandedMask), Known,
1968 Depth + 1))
1969 return I;
1970 Known.fabs();
1971 break;
1972 case Intrinsic::arithmetic_fence:
1973 if (SimplifyDemandedFPClass(I, 0, DemandedMask, Known, Depth + 1))
1974 return I;
1975 break;
1976 case Intrinsic::copysign: {
1977 // Flip on more potentially demanded classes
1978 const FPClassTest DemandedMaskAnySign = llvm::unknown_sign(DemandedMask);
1979 if (SimplifyDemandedFPClass(I, 0, DemandedMaskAnySign, Known, Depth + 1))
1980 return I;
1981
1982 if ((DemandedMask & fcPositive) == fcNone) {
1983 // Roundabout way of replacing with fneg(fabs)
1984 I->setOperand(1, ConstantFP::get(VTy, -1.0));
1985 return I;
1986 }
1987
1988 if ((DemandedMask & fcNegative) == fcNone) {
1989 // Roundabout way of replacing with fabs
1990 I->setOperand(1, ConstantFP::getZero(VTy));
1991 return I;
1992 }
1993
1994 KnownFPClass KnownSign =
1995 computeKnownFPClass(I->getOperand(1), fcAllFlags, CxtI, Depth + 1);
1996 Known.copysign(KnownSign);
1997 break;
1998 }
1999 default:
2000 Known = computeKnownFPClass(I, ~DemandedMask, CxtI, Depth + 1);
2001 break;
2002 }
2003
2004 break;
2005 }
2006 case Instruction::Select: {
2007 KnownFPClass KnownLHS, KnownRHS;
2008 if (SimplifyDemandedFPClass(I, 2, DemandedMask, KnownRHS, Depth + 1) ||
2009 SimplifyDemandedFPClass(I, 1, DemandedMask, KnownLHS, Depth + 1))
2010 return I;
2011
2012 if (KnownLHS.isKnownNever(DemandedMask))
2013 return I->getOperand(2);
2014 if (KnownRHS.isKnownNever(DemandedMask))
2015 return I->getOperand(1);
2016
2017 // TODO: Recognize clamping patterns
2018 Known = KnownLHS | KnownRHS;
2019 break;
2020 }
2021 default:
2022 Known = computeKnownFPClass(I, ~DemandedMask, CxtI, Depth + 1);
2023 break;
2024 }
2025
2026 return getFPClassConstant(VTy, DemandedMask & Known.KnownFPClasses);
2027}
2028
2030 FPClassTest DemandedMask,
2031 KnownFPClass &Known,
2032 unsigned Depth) {
2033 Use &U = I->getOperandUse(OpNo);
2034 Value *NewVal =
2035 SimplifyDemandedUseFPClass(U.get(), DemandedMask, Known, Depth, I);
2036 if (!NewVal)
2037 return false;
2038 if (Instruction *OpInst = dyn_cast<Instruction>(U))
2039 salvageDebugInfo(*OpInst);
2040
2041 replaceUse(U, NewVal);
2042 return true;
2043}
MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL
static GCRegistry::Add< CoreCLRGC > E("coreclr", "CoreCLR-compatible GC")
Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx
static GCMetadataPrinterRegistry::Add< ErlangGCPrinter > X("erlang", "erlang-compatible garbage collector")
Hexagon Common GEP
This file provides internal interfaces used to implement the InstCombine.
static Constant * getFPClassConstant(Type *Ty, FPClassTest Mask)
For floating-point classes that resolve to a single bit pattern, return that value.
static cl::opt< bool > VerifyKnownBits("instcombine-verify-known-bits", cl::desc("Verify that computeKnownBits() and " "SimplifyDemandedBits() are consistent"), cl::Hidden, cl::init(false))
static unsigned getBitWidth(Type *Ty, const DataLayout &DL)
Returns the bitwidth of the given scalar or pointer type.
static bool ShrinkDemandedConstant(Instruction *I, unsigned OpNo, const APInt &Demanded)
Check to see if the specified operand of the specified instruction is a constant integer.
This file provides the interface for the instcombine pass implementation.
#define I(x, y, z)
Definition: MD5.cpp:58
static GCMetadataPrinterRegistry::Add< OcamlGCMetadataPrinter > Y("ocaml", "ocaml 3.10-compatible collector")
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
SI optimize exec mask operations pre RA
static unsigned getBitWidth(Type *Ty, const DataLayout &DL)
Returns the bitwidth of the given scalar or pointer type.
Value * RHS
Value * LHS
Class for arbitrary precision integers.
Definition: APInt.h:76
static APInt getAllOnes(unsigned numBits)
Return an APInt of a specified width with all bits set.
Definition: APInt.h:212
void clearBit(unsigned BitPosition)
Set a given bit to 0.
Definition: APInt.h:1379
static APInt getSignMask(unsigned BitWidth)
Get the SignMask for a specific bit width.
Definition: APInt.h:207
uint64_t getZExtValue() const
Get zero extended value.
Definition: APInt.h:1485
void setHighBits(unsigned hiBits)
Set the top hiBits bits.
Definition: APInt.h:1364
unsigned popcount() const
Count the number of bits set.
Definition: APInt.h:1614
APInt zextOrTrunc(unsigned width) const
Zero extend or truncate to width.
Definition: APInt.cpp:1002
unsigned getActiveBits() const
Compute the number of active bits in the value.
Definition: APInt.h:1457
APInt trunc(unsigned width) const
Truncate to new width.
Definition: APInt.cpp:906
void setBit(unsigned BitPosition)
Set the given bit to 1 whose position is given as "bitPosition".
Definition: APInt.h:1302
APInt abs() const
Get the absolute value.
Definition: APInt.h:1730
bool isAllOnes() const
Determine if all bits are set. This is true for zero-width values.
Definition: APInt.h:349
bool isZero() const
Determine if this value is zero, i.e. all bits are clear.
Definition: APInt.h:358
APInt urem(const APInt &RHS) const
Unsigned remainder operation.
Definition: APInt.cpp:1672
void setSignBit()
Set the sign bit to 1.
Definition: APInt.h:1312
unsigned getBitWidth() const
Return the number of bits in the APInt.
Definition: APInt.h:1433
bool ult(const APInt &RHS) const
Unsigned less than comparison.
Definition: APInt.h:1083
bool intersects(const APInt &RHS) const
This operation tests if there are any pairs of corresponding bits between this APInt and RHS that are...
Definition: APInt.h:1221
void clearAllBits()
Set every bit to 0.
Definition: APInt.h:1369
unsigned countr_zero() const
Count the number of trailing zero bits.
Definition: APInt.h:1583
unsigned countl_zero() const
The APInt version of std::countl_zero.
Definition: APInt.h:1542
void clearLowBits(unsigned loBits)
Set bottom loBits bits to 0.
Definition: APInt.h:1389
uint64_t getLimitedValue(uint64_t Limit=UINT64_MAX) const
If this value is smaller than the specified limit, return it, otherwise return the limit value.
Definition: APInt.h:453
APInt ashr(unsigned ShiftAmt) const
Arithmetic right-shift function.
Definition: APInt.h:805
void setAllBits()
Set every bit to 1.
Definition: APInt.h:1291
APInt shl(unsigned shiftAmt) const
Left-shift function.
Definition: APInt.h:851
bool isSubsetOf(const APInt &RHS) const
This operation checks that all bits set in this APInt are also set in RHS.
Definition: APInt.h:1229
bool isPowerOf2() const
Check if this APInt's value is a power of two greater than zero.
Definition: APInt.h:418
static APInt getLowBitsSet(unsigned numBits, unsigned loBitsSet)
Constructs an APInt value that has the bottom loBitsSet bits set.
Definition: APInt.h:284
static APInt getHighBitsSet(unsigned numBits, unsigned hiBitsSet)
Constructs an APInt value that has the top hiBitsSet bits set.
Definition: APInt.h:274
void setLowBits(unsigned loBits)
Set the bottom loBits bits.
Definition: APInt.h:1361
bool isOne() const
Determine if this is a value of 1.
Definition: APInt.h:367
void lshrInPlace(unsigned ShiftAmt)
Logical right-shift this APInt by ShiftAmt in place.
Definition: APInt.h:836
APInt lshr(unsigned shiftAmt) const
Logical right-shift function.
Definition: APInt.h:829
bool uge(const APInt &RHS) const
Unsigned greater or equal comparison.
Definition: APInt.h:1193
ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...
Definition: ArrayRef.h:41
BinaryOps getOpcode() const
Definition: InstrTypes.h:491
Intrinsic::ID getIntrinsicID() const
Returns the intrinsic ID of the intrinsic called or Intrinsic::not_intrinsic if the called function i...
This class represents a function call, abstracting a target machine's calling convention.
static CallInst * Create(FunctionType *Ty, Value *F, const Twine &NameStr, BasicBlock::iterator InsertBefore)
This is the base class for all instructions that perform data casts.
Definition: InstrTypes.h:579
Predicate
This enumeration lists the possible predicates for CmpInst subclasses.
Definition: InstrTypes.h:965
static Constant * getInfinity(Type *Ty, bool Negative=false)
Definition: Constants.cpp:1083
static Constant * getZero(Type *Ty, bool Negative=false)
Definition: Constants.cpp:1037
This is the shared class of boolean and integer constants.
Definition: Constants.h:79
const APInt & getValue() const
Return the constant as an APInt value reference.
Definition: Constants.h:144
static Constant * get(ArrayRef< Constant * > V)
Definition: Constants.cpp:1398
This is an important base class in LLVM.
Definition: Constant.h:41
static Constant * getIntegerValue(Type *Ty, const APInt &V)
Return the value for an integer or pointer constant, or a vector thereof, with the given scalar value...
Definition: Constants.cpp:400
static Constant * getAllOnesValue(Type *Ty)
Definition: Constants.cpp:417
bool isAllOnesValue() const
Return true if this is the value that would be returned by getAllOnesValue.
Definition: Constants.cpp:107
static Constant * getNullValue(Type *Ty)
Constructor to create a '0' constant of arbitrary type.
Definition: Constants.cpp:370
Constant * getAggregateElement(unsigned Elt) const
For aggregates (struct/array/vector) return the constant that corresponds to the specified element if...
Definition: Constants.cpp:432
bool isNullValue() const
Return true if this is the value that would be returned by getNullValue.
Definition: Constants.cpp:90
This class represents an Operation in the Expression.
A parsed version of the target data layout string in and methods for querying it.
Definition: DataLayout.h:110
bool dominates(const BasicBlock *BB, const Use &U) const
Return true if the (end of the) basic block BB dominates the use U.
Definition: Dominators.cpp:122
an instruction for type-safe pointer arithmetic to access elements of arrays and structs
Definition: Instructions.h:973
CallInst * CreateUnaryIntrinsic(Intrinsic::ID ID, Value *V, Instruction *FMFSource=nullptr, const Twine &Name="")
Create a call to intrinsic ID with 1 operand which is mangled on its type.
Definition: IRBuilder.cpp:913
Value * CreateTrunc(Value *V, Type *DestTy, const Twine &Name="")
Definition: IRBuilder.h:2006
Value * CreateSExt(Value *V, Type *DestTy, const Twine &Name="")
Definition: IRBuilder.h:2022
Value * CreateLShr(Value *LHS, Value *RHS, const Twine &Name="", bool isExact=false)
Definition: IRBuilder.h:1431
Value * CreateNot(Value *V, const Twine &Name="")
Definition: IRBuilder.h:1748
Value * CreateAnd(Value *LHS, Value *RHS, const Twine &Name="")
Definition: IRBuilder.h:1469
Value * CreateOr(Value *LHS, Value *RHS, const Twine &Name="")
Definition: IRBuilder.h:1491
void SetInsertPoint(BasicBlock *TheBB)
This specifies that created instructions should be appended to the end of the specified block.
Definition: IRBuilder.h:180
Value * CreateXor(Value *LHS, Value *RHS, const Twine &Name="")
Definition: IRBuilder.h:1513
static InsertElementInst * Create(Value *Vec, Value *NewElt, Value *Idx, const Twine &NameStr, BasicBlock::iterator InsertBefore)
KnownFPClass computeKnownFPClass(Value *Val, FastMathFlags FMF, FPClassTest Interested=fcAllFlags, const Instruction *CtxI=nullptr, unsigned Depth=0) const
bool SimplifyDemandedBits(Instruction *I, unsigned Op, const APInt &DemandedMask, KnownBits &Known, unsigned Depth=0) override
This form of SimplifyDemandedBits simplifies the specified instruction operand if possible,...
Value * SimplifyDemandedVectorElts(Value *V, APInt DemandedElts, APInt &PoisonElts, unsigned Depth=0, bool AllowMultipleUsers=false) override
The specified value produces a vector with any number of elements.
Value * SimplifyDemandedUseBits(Value *V, APInt DemandedMask, KnownBits &Known, unsigned Depth, Instruction *CxtI)
Attempts to replace V with a simpler value based on the demanded bits.
std::optional< std::pair< Intrinsic::ID, SmallVector< Value *, 3 > > > convertOrOfShiftsToFunnelShift(Instruction &Or)
Value * SimplifyMultipleUseDemandedBits(Instruction *I, const APInt &DemandedMask, KnownBits &Known, unsigned Depth, Instruction *CxtI)
Helper routine of SimplifyDemandedUseBits.
Value * simplifyShrShlDemandedBits(Instruction *Shr, const APInt &ShrOp1, Instruction *Shl, const APInt &ShlOp1, const APInt &DemandedMask, KnownBits &Known)
Helper routine of SimplifyDemandedUseBits.
Value * SimplifyDemandedUseFPClass(Value *V, FPClassTest DemandedMask, KnownFPClass &Known, unsigned Depth, Instruction *CxtI)
Attempts to replace V with a simpler value based on the demanded floating-point classes.
bool SimplifyDemandedFPClass(Instruction *I, unsigned Op, FPClassTest DemandedMask, KnownFPClass &Known, unsigned Depth=0)
bool SimplifyDemandedInstructionBits(Instruction &Inst)
Tries to simplify operands to an integer instruction based on its demanded bits.
SimplifyQuery SQ
Definition: InstCombiner.h:76
Instruction * replaceInstUsesWith(Instruction &I, Value *V)
A combiner-aware RAUW-like routine.
Definition: InstCombiner.h:385
void replaceUse(Use &U, Value *NewValue)
Replace use and add the previously used value to the worklist.
Definition: InstCombiner.h:417
InstructionWorklist & Worklist
A worklist of the instructions that need to be simplified.
Definition: InstCombiner.h:64
Instruction * InsertNewInstWith(Instruction *New, BasicBlock::iterator Old)
Same as InsertNewInstBefore, but also sets the debug loc.
Definition: InstCombiner.h:374
const DataLayout & DL
Definition: InstCombiner.h:75
unsigned ComputeNumSignBits(const Value *Op, unsigned Depth=0, const Instruction *CxtI=nullptr) const
Definition: InstCombiner.h:451
std::optional< Value * > targetSimplifyDemandedVectorEltsIntrinsic(IntrinsicInst &II, APInt DemandedElts, APInt &UndefElts, APInt &UndefElts2, APInt &UndefElts3, std::function< void(Instruction *, unsigned, APInt, APInt &)> SimplifyAndSetOp)
Instruction * replaceOperand(Instruction &I, unsigned OpNum, Value *V)
Replace operand of instruction and add old operand to the worklist.
Definition: InstCombiner.h:409
DominatorTree & DT
Definition: InstCombiner.h:74
std::optional< Value * > targetSimplifyDemandedUseBitsIntrinsic(IntrinsicInst &II, APInt DemandedMask, KnownBits &Known, bool &KnownBitsComputed)
void computeKnownBits(const Value *V, KnownBits &Known, unsigned Depth, const Instruction *CxtI) const
Definition: InstCombiner.h:430
BuilderTy & Builder
Definition: InstCombiner.h:60
void push(Instruction *I)
Push the instruction onto the worklist stack.
bool hasNoUnsignedWrap() const LLVM_READONLY
Determine whether the no unsigned wrap flag is set.
bool hasNoSignedWrap() const LLVM_READONLY
Determine whether the no signed wrap flag is set.
bool isCommutative() const LLVM_READONLY
Return true if the instruction is commutative:
unsigned getOpcode() const
Returns a member of one of the enums like Instruction::Add.
Definition: Instruction.h:250
void setIsExact(bool b=true)
Set or clear the exact flag on this instruction, which must be an operator which supports this flag.
bool isShift() const
Definition: Instruction.h:257
bool isIntDivRem() const
Definition: Instruction.h:256
A wrapper class for inspecting calls to intrinsic functions.
Definition: IntrinsicInst.h:47
Intrinsic::ID getIntrinsicID() const
Return the intrinsic ID of this intrinsic.
Definition: IntrinsicInst.h:54
bool hasNoSignedWrap() const
Test whether this operation is known to never undergo signed overflow, aka the nsw property.
Definition: Operator.h:108
bool hasNoUnsignedWrap() const
Test whether this operation is known to never undergo unsigned overflow, aka the nuw property.
Definition: Operator.h:102
static PoisonValue * get(Type *T)
Static factory methods - Return an 'poison' object of the specified type.
Definition: Constants.cpp:1827
This class represents the LLVM 'select' instruction.
const Value * getCondition() const
void push_back(const T &Elt)
Definition: SmallVector.h:426
This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.
Definition: SmallVector.h:1209
The instances of the Type class are immutable: once they are created, they are never changed.
Definition: Type.h:45
bool isVectorTy() const
True if this is an instance of VectorType.
Definition: Type.h:265
bool isIntOrIntVectorTy() const
Return true if this is an integer type or a vector of integer types.
Definition: Type.h:234
unsigned getScalarSizeInBits() const LLVM_READONLY
If this is a vector type, return the getPrimitiveSizeInBits value for the element type.
static IntegerType * getInt64Ty(LLVMContext &C)
static UndefValue * get(Type *T)
Static factory methods - Return an 'undef' object of the specified type.
Definition: Constants.cpp:1808
A Use represents the edge between a Value definition and its users.
Definition: Use.h:43
Value * getOperand(unsigned i) const
Definition: User.h:169
LLVM Value Representation.
Definition: Value.h:74
Type * getType() const
All values are typed, get the type of this value.
Definition: Value.h:255
bool hasOneUse() const
Return true if there is exactly one use of this value.
Definition: Value.h:434
iterator_range< user_iterator > users()
Definition: Value.h:421
StringRef getName() const
Return a constant reference to the value's name.
Definition: Value.cpp:309
void takeName(Value *V)
Transfer the name from V to this value.
Definition: Value.cpp:383
Base class of all SIMD vector types.
Definition: DerivedTypes.h:403
This class represents zero extension of integer types.
self_iterator getIterator()
Definition: ilist_node.h:109
#define llvm_unreachable(msg)
Marks that the current location is not supposed to be reachable.
@ C
The default llvm calling convention, compatible with C.
Definition: CallingConv.h:34
Function * getDeclaration(Module *M, ID id, ArrayRef< Type * > Tys=std::nullopt)
Create or insert an LLVM Function declaration for an intrinsic, and return it.
Definition: Function.cpp:1447
class_match< PoisonValue > m_Poison()
Match an arbitrary poison constant.
Definition: PatternMatch.h:139
specific_intval< false > m_SpecificInt(APInt V)
Match a specific integer value or vector with all elements equal to the value.
Definition: PatternMatch.h:862
BinaryOp_match< LHS, RHS, Instruction::Add > m_Add(const LHS &L, const RHS &R)
Definition: PatternMatch.h:982
class_match< BinaryOperator > m_BinOp()
Match an arbitrary binary operation and ignore it.
Definition: PatternMatch.h:84
BinaryOp_match< LHS, RHS, Instruction::AShr > m_AShr(const LHS &L, const RHS &R)
bool match(Val *V, const Pattern &P)
Definition: PatternMatch.h:49
specificval_ty m_Specific(const Value *V)
Match if we have a specific specified value.
Definition: PatternMatch.h:780
BinOpPred_match< LHS, RHS, is_right_shift_op > m_Shr(const LHS &L, const RHS &R)
Matches logical shift operations.
TwoOps_match< Val_t, Idx_t, Instruction::ExtractElement > m_ExtractElt(const Val_t &Val, const Idx_t &Idx)
Matches ExtractElementInst.
class_match< ConstantInt > m_ConstantInt()
Match an arbitrary ConstantInt and ignore it.
Definition: PatternMatch.h:147
CmpClass_match< LHS, RHS, ICmpInst, ICmpInst::Predicate > m_ICmp(ICmpInst::Predicate &Pred, const LHS &L, const RHS &R)
OneUse_match< T > m_OneUse(const T &SubPattern)
Definition: PatternMatch.h:67
TwoOps_match< V1_t, V2_t, Instruction::ShuffleVector > m_Shuffle(const V1_t &v1, const V2_t &v2)
Matches ShuffleVectorInst independently of mask value.
match_combine_and< class_match< Constant >, match_unless< constantexpr_match > > m_ImmConstant()
Match an arbitrary immediate Constant and ignore it.
Definition: PatternMatch.h:759
CastInst_match< OpTy, ZExtInst > m_ZExt(const OpTy &Op)
Matches ZExt.
BinaryOp_match< LHS, RHS, Instruction::Add, true > m_c_Add(const LHS &L, const RHS &R)
Matches a Add with LHS and RHS in either order.
apint_match m_APInt(const APInt *&Res)
Match a ConstantInt or splatted ConstantVector, binding the specified pointer to the contained APInt.
Definition: PatternMatch.h:278
class_match< Value > m_Value()
Match an arbitrary value and ignore it.
Definition: PatternMatch.h:76
AnyBinaryOp_match< LHS, RHS, true > m_c_BinOp(const LHS &L, const RHS &R)
Matches a BinaryOperator with LHS and RHS in either order.
BinaryOp_match< LHS, RHS, Instruction::LShr > m_LShr(const LHS &L, const RHS &R)
BinaryOp_match< LHS, RHS, Instruction::Shl > m_Shl(const LHS &L, const RHS &R)
auto m_Undef()
Match an arbitrary undef constant.
Definition: PatternMatch.h:136
BinaryOp_match< cst_pred_ty< is_all_ones >, ValTy, Instruction::Xor, true > m_Not(const ValTy &V)
Matches a 'Not' as 'xor V, -1' or 'xor -1, V'.
CastInst_match< OpTy, SExtInst > m_SExt(const OpTy &Op)
Matches SExt.
is_zero m_Zero()
Match any null constant or a vector with all elements equal to 0.
Definition: PatternMatch.h:545
initializer< Ty > init(const Ty &Val)
Definition: CommandLine.h:450
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:18
bool haveNoCommonBitsSet(const WithCache< const Value * > &LHSCache, const WithCache< const Value * > &RHSCache, const SimplifyQuery &SQ)
Return true if LHS and RHS have no common bits set.
bool all_of(R &&range, UnaryPredicate P)
Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly.
Definition: STLExtras.h:1731
int countr_one(T Value)
Count the number of ones from the least significant bit to the first zero bit.
Definition: bit.h:307
void salvageDebugInfo(const MachineRegisterInfo &MRI, MachineInstr &MI)
Assuming the instruction MI is going to be deleted, attempt to salvage debug users of MI by writing t...
Definition: Utils.cpp:1582
gep_type_iterator gep_type_end(const User *GEP)
void computeKnownBitsFromContext(const Value *V, KnownBits &Known, unsigned Depth, const SimplifyQuery &Q)
Merge bits known from context-dependent facts into Known.
KnownBits analyzeKnownBitsFromAndXorOr(const Operator *I, const KnownBits &KnownLHS, const KnownBits &KnownRHS, unsigned Depth, const SimplifyQuery &SQ)
Using KnownBits LHS/RHS produce the known bits for logic op (and/xor/or).
constexpr unsigned MaxAnalysisRecursionDepth
Definition: ValueTracking.h:47
FPClassTest fneg(FPClassTest Mask)
Return the test mask which returns true if the value's sign bit is flipped.
FPClassTest
Floating-point class tests, supported by 'is_fpclass' intrinsic.
FPClassTest inverse_fabs(FPClassTest Mask)
Return the test mask which returns true after fabs is applied to the value.
Constant * ConstantFoldBinaryOpOperands(unsigned Opcode, Constant *LHS, Constant *RHS, const DataLayout &DL)
Attempt to constant fold a binary operation with the specified operands.
constexpr int PoisonMaskElem
raw_fd_ostream & errs()
This returns a reference to a raw_ostream for standard error.
@ Or
Bitwise or logical OR of integers.
@ Xor
Bitwise or logical XOR of integers.
@ And
Bitwise or logical AND of integers.
FPClassTest unknown_sign(FPClassTest Mask)
Return the test mask which returns true if the value could have the same set of classes,...
constexpr unsigned BitWidth
Definition: BitmaskEnum.h:191
gep_type_iterator gep_type_begin(const User *GEP)
unsigned Log2(Align A)
Returns the log2 of the alignment.
Definition: Alignment.h:208
uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew=0)
Returns the largest uint64_t less than or equal to Value and is Skew mod Align.
Definition: MathExtras.h:428
This struct is a compact representation of a valid (non-zero power of two) alignment.
Definition: Alignment.h:39
static KnownBits makeConstant(const APInt &C)
Create known bits from a known constant.
Definition: KnownBits.h:292
KnownBits anyextOrTrunc(unsigned BitWidth) const
Return known bits for an "any" extension or truncation of the value we're tracking.
Definition: KnownBits.h:177
bool isNonNegative() const
Returns true if this value is known to be non-negative.
Definition: KnownBits.h:99
void makeNonNegative()
Make this value non-negative.
Definition: KnownBits.h:115
static KnownBits urem(const KnownBits &LHS, const KnownBits &RHS)
Compute known bits for urem(LHS, RHS).
Definition: KnownBits.cpp:900
bool hasConflict() const
Returns true if there is conflicting information.
Definition: KnownBits.h:47
unsigned getBitWidth() const
Get the bit width of this value.
Definition: KnownBits.h:40
void resetAll()
Resets the known state of all bits.
Definition: KnownBits.h:66
KnownBits intersectWith(const KnownBits &RHS) const
Returns KnownBits information that is known to be true for both this and RHS.
Definition: KnownBits.h:302
KnownBits sext(unsigned BitWidth) const
Return known bits for a sign extension of the value we're tracking.
Definition: KnownBits.h:171
KnownBits zextOrTrunc(unsigned BitWidth) const
Return known bits for a zero extension or truncation of the value we're tracking.
Definition: KnownBits.h:187
static KnownBits udiv(const KnownBits &LHS, const KnownBits &RHS, bool Exact=false)
Compute known bits for udiv(LHS, RHS).
Definition: KnownBits.cpp:858
bool isNegative() const
Returns true if this value is known to be negative.
Definition: KnownBits.h:96
static KnownBits computeForAddSub(bool Add, bool NSW, const KnownBits &LHS, KnownBits RHS)
Compute known bits resulting from adding LHS and RHS.
Definition: KnownBits.cpp:57
static KnownBits shl(const KnownBits &LHS, const KnownBits &RHS, bool NUW=false, bool NSW=false, bool ShAmtNonZero=false)
Compute known bits for shl(LHS, RHS).
Definition: KnownBits.cpp:186
FPClassTest KnownFPClasses
Floating-point classes the value could be one of.
void copysign(const KnownFPClass &Sign)
bool isKnownNever(FPClassTest Mask) const
Return true if it's known this can never be one of the mask entries.
SimplifyQuery getWithInstruction(const Instruction *I) const
Definition: SimplifyQuery.h:96