This class provides the information for the target register banks. More...

#include "Target/RISCV/GISel/RISCVRegisterBankInfo.h"

Inheritance diagram for llvm::RISCVRegisterBankInfo:

Collaboration diagram for llvm::RISCVRegisterBankInfo:

[legend]

Public Member Functions
	RISCVRegisterBankInfo (const TargetRegisterInfo &TRI)

Public Member Functions inherited from llvm::RegisterBankInfo
const RegisterBank *	getRegBankFromConstraints (const MachineInstr &MI, unsigned OpIdx, const TargetInstrInfo &TII, const MachineRegisterInfo &MRI) const
	Get the register bank for the `OpIdx-th` operand of `MI` form the encoding constraints, if any.

virtual void	applyMappingImpl (const OperandsMapper &OpdMapper) const
	See applyMapping.

virtual	~RegisterBankInfo ()=default

const RegisterBank &	getRegBank (unsigned ID) const
	Get the register bank identified by `ID`.

const RegisterBank *	getRegBank (Register Reg, const MachineRegisterInfo &MRI, const TargetRegisterInfo &TRI) const
	Get the register bank of `Reg`.

unsigned	getNumRegBanks () const
	Get the total number of register banks.

virtual const RegisterBank &	getRegBankFromRegClass (const TargetRegisterClass &RC, LLT Ty) const
	Get a register bank that covers `RC`.

virtual unsigned	copyCost (const RegisterBank &A, const RegisterBank &B, unsigned Size) const
	Get the cost of a copy from `B` to `A`, or put differently, get the cost of A = COPY B.

bool	cannotCopy (const RegisterBank &Dst, const RegisterBank &Src, unsigned Size) const

virtual unsigned	getBreakDownCost (const ValueMapping &ValMapping, const RegisterBank *CurBank=nullptr) const
	Get the cost of using `ValMapping` to decompose a register.

virtual const InstructionMapping &	getInstrMapping (const MachineInstr &MI) const
	Get the mapping of the different operands of `MI` on the register bank.

virtual InstructionMappings	getInstrAlternativeMappings (const MachineInstr &MI) const
	Get the alternative mappings for `MI`.

InstructionMappings	getInstrPossibleMappings (const MachineInstr &MI) const
	Get the possible mapping for `MI`.

void	applyMapping (const OperandsMapper &OpdMapper) const
	Apply `OpdMapper.getInstrMapping()` to `OpdMapper.getMI()`.

unsigned	getSizeInBits (Register Reg, const MachineRegisterInfo &MRI, const TargetRegisterInfo &TRI) const
	Get the size in bits of `Reg`.

bool	verify (const TargetRegisterInfo &TRI) const
	Check that information hold by this instance make sense for the given `TRI`.

const InstructionMapping &	getInstructionMapping (unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const
	Method to get a uniquely generated InstructionMapping.

const InstructionMapping &	getInvalidInstructionMapping () const
	Method to get a uniquely generated invalid InstructionMapping.

Additional Inherited Members
Public Types inherited from llvm::RegisterBankInfo
using	InstructionMappings = SmallVector< const InstructionMapping *, 4 >
	Convenient type to represent the alternatives for mapping an instruction.

Static Public Member Functions inherited from llvm::RegisterBankInfo
static void	applyDefaultMapping (const OperandsMapper &OpdMapper)
	Helper method to apply something that is like the default mapping.

static const TargetRegisterClass *	constrainGenericRegister (Register Reg, const TargetRegisterClass &RC, MachineRegisterInfo &MRI)
	Constrain the (possibly generic) virtual register `Reg` to `RC`.

Static Public Attributes inherited from llvm::RegisterBankInfo
static const unsigned	DefaultMappingID = UINT_MAX
	Identifier used when the related instruction mapping instance is generated by target independent code.

static const unsigned	InvalidMappingID = UINT_MAX - 1
	Identifier used when the related instruction mapping instance is generated by the default constructor.

Protected Member Functions inherited from llvm::RegisterBankInfo
	RegisterBankInfo (RegisterBank **RegBanks, unsigned NumRegBanks)
	Create a RegisterBankInfo that can accommodate up to `NumRegBanks` RegisterBank instances.

	RegisterBankInfo ()
	This constructor is meaningless.

RegisterBank &	getRegBank (unsigned ID)
	Get the register bank identified by `ID`.

const TargetRegisterClass *	getMinimalPhysRegClass (Register Reg, const TargetRegisterInfo &TRI) const
	Get the MinimalPhysRegClass for Reg.

const InstructionMapping &	getInstrMappingImpl (const MachineInstr &MI) const
	Try to get the mapping of `MI`.

const PartialMapping &	getPartialMapping (unsigned StartIdx, unsigned Length, const RegisterBank &RegBank) const
	Get the uniquely generated PartialMapping for the given arguments.

const ValueMapping &	getValueMapping (unsigned StartIdx, unsigned Length, const RegisterBank &RegBank) const
	The most common ValueMapping consists of a single PartialMapping.

const ValueMapping &	getValueMapping (const PartialMapping *BreakDown, unsigned NumBreakDowns) const
	Get the ValueMapping for the given arguments.

template<typename Iterator >
const ValueMapping *	getOperandsMapping (Iterator Begin, Iterator End) const
	Get the uniquely generated array of ValueMapping for the elements of between `Begin` and `End`.

const ValueMapping *	getOperandsMapping (const SmallVectorImpl< const ValueMapping * > &OpdsMapping) const
	Get the uniquely generated array of ValueMapping for the elements of `OpdsMapping`.

const ValueMapping *	getOperandsMapping (std::initializer_list< const ValueMapping * > OpdsMapping) const
	Get the uniquely generated array of ValueMapping for the given arguments.

Protected Attributes inherited from llvm::RegisterBankInfo
RegisterBank **	RegBanks
	Hold the set of supported register banks.

unsigned	NumRegBanks
	Total number of register banks.

DenseMap< unsigned, std::unique_ptr< const PartialMapping > >	MapOfPartialMappings
	Keep dynamically allocated PartialMapping in a separate map.

DenseMap< unsigned, std::unique_ptr< const ValueMapping > >	MapOfValueMappings
	Keep dynamically allocated ValueMapping in a separate map.

DenseMap< unsigned, std::unique_ptr< ValueMapping[]> >	MapOfOperandsMappings
	Keep dynamically allocated array of ValueMapping in a separate map.

DenseMap< unsigned, std::unique_ptr< const InstructionMapping > >	MapOfInstructionMappings
	Keep dynamically allocated InstructionMapping in a separate map.

DenseMap< unsigned, const TargetRegisterClass * >	PhysRegMinimalRCs
	Getting the minimal register class of a physreg is expensive.

Detailed Description

This class provides the information for the target register banks.

Definition at line 32 of file RISCVRegisterBankInfo.h.

Constructor & Destructor Documentation

◆ RISCVRegisterBankInfo()

RISCVRegisterBankInfo::RISCVRegisterBankInfo ( const TargetRegisterInfo & TRI )

Definition at line 25 of file RISCVRegisterBankInfo.cpp.

The documentation for this class was generated from the following files:

lib/Target/RISCV/GISel/RISCVRegisterBankInfo.h
lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp

Public Member Functions

Additional Inherited Members

Detailed Description

Constructor & Destructor Documentation

◆ RISCVRegisterBankInfo()