LLVM  13.0.0git
AArch64InstPrinter.cpp
Go to the documentation of this file.
1 //==-- AArch64InstPrinter.cpp - Convert AArch64 MCInst to assembly syntax --==//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 //
9 // This class prints an AArch64 MCInst to a .s file.
10 //
11 //===----------------------------------------------------------------------===//
12 
13 #include "AArch64InstPrinter.h"
15 #include "Utils/AArch64BaseInfo.h"
16 #include "llvm/ADT/STLExtras.h"
17 #include "llvm/ADT/StringExtras.h"
18 #include "llvm/ADT/StringRef.h"
19 #include "llvm/MC/MCAsmInfo.h"
20 #include "llvm/MC/MCExpr.h"
21 #include "llvm/MC/MCInst.h"
22 #include "llvm/MC/MCRegisterInfo.h"
24 #include "llvm/Support/Casting.h"
26 #include "llvm/Support/Format.h"
29 #include <cassert>
30 #include <cstdint>
31 #include <string>
32 
33 using namespace llvm;
34 
35 #define DEBUG_TYPE "asm-printer"
36 
37 #define GET_INSTRUCTION_NAME
38 #define PRINT_ALIAS_INSTR
39 #include "AArch64GenAsmWriter.inc"
40 #define GET_INSTRUCTION_NAME
41 #define PRINT_ALIAS_INSTR
42 #include "AArch64GenAsmWriter1.inc"
43 
45  const MCInstrInfo &MII,
46  const MCRegisterInfo &MRI)
47  : MCInstPrinter(MAI, MII, MRI) {}
48 
50  const MCInstrInfo &MII,
51  const MCRegisterInfo &MRI)
52  : AArch64InstPrinter(MAI, MII, MRI) {}
53 
55  if (Opt == "no-aliases") {
56  PrintAliases = false;
57  return true;
58  }
59  return false;
60 }
61 
62 void AArch64InstPrinter::printRegName(raw_ostream &OS, unsigned RegNo) const {
63  // This is for .cfi directives.
64  OS << getRegisterName(RegNo);
65 }
66 
67 void AArch64InstPrinter::printInst(const MCInst *MI, uint64_t Address,
68  StringRef Annot, const MCSubtargetInfo &STI,
69  raw_ostream &O) {
70  // Check for special encodings and print the canonical alias instead.
71 
72  unsigned Opcode = MI->getOpcode();
73 
74  if (Opcode == AArch64::SYSxt)
75  if (printSysAlias(MI, STI, O)) {
76  printAnnotation(O, Annot);
77  return;
78  }
79 
80  // SBFM/UBFM should print to a nicer aliased form if possible.
81  if (Opcode == AArch64::SBFMXri || Opcode == AArch64::SBFMWri ||
82  Opcode == AArch64::UBFMXri || Opcode == AArch64::UBFMWri) {
83  const MCOperand &Op0 = MI->getOperand(0);
84  const MCOperand &Op1 = MI->getOperand(1);
85  const MCOperand &Op2 = MI->getOperand(2);
86  const MCOperand &Op3 = MI->getOperand(3);
87 
88  bool IsSigned = (Opcode == AArch64::SBFMXri || Opcode == AArch64::SBFMWri);
89  bool Is64Bit = (Opcode == AArch64::SBFMXri || Opcode == AArch64::UBFMXri);
90  if (Op2.isImm() && Op2.getImm() == 0 && Op3.isImm()) {
91  const char *AsmMnemonic = nullptr;
92 
93  switch (Op3.getImm()) {
94  default:
95  break;
96  case 7:
97  if (IsSigned)
98  AsmMnemonic = "sxtb";
99  else if (!Is64Bit)
100  AsmMnemonic = "uxtb";
101  break;
102  case 15:
103  if (IsSigned)
104  AsmMnemonic = "sxth";
105  else if (!Is64Bit)
106  AsmMnemonic = "uxth";
107  break;
108  case 31:
109  // *xtw is only valid for signed 64-bit operations.
110  if (Is64Bit && IsSigned)
111  AsmMnemonic = "sxtw";
112  break;
113  }
114 
115  if (AsmMnemonic) {
116  O << '\t' << AsmMnemonic << '\t' << getRegisterName(Op0.getReg())
117  << ", " << getRegisterName(getWRegFromXReg(Op1.getReg()));
118  printAnnotation(O, Annot);
119  return;
120  }
121  }
122 
123  // All immediate shifts are aliases, implemented using the Bitfield
124  // instruction. In all cases the immediate shift amount shift must be in
125  // the range 0 to (reg.size -1).
126  if (Op2.isImm() && Op3.isImm()) {
127  const char *AsmMnemonic = nullptr;
128  int shift = 0;
129  int64_t immr = Op2.getImm();
130  int64_t imms = Op3.getImm();
131  if (Opcode == AArch64::UBFMWri && imms != 0x1F && ((imms + 1) == immr)) {
132  AsmMnemonic = "lsl";
133  shift = 31 - imms;
134  } else if (Opcode == AArch64::UBFMXri && imms != 0x3f &&
135  ((imms + 1 == immr))) {
136  AsmMnemonic = "lsl";
137  shift = 63 - imms;
138  } else if (Opcode == AArch64::UBFMWri && imms == 0x1f) {
139  AsmMnemonic = "lsr";
140  shift = immr;
141  } else if (Opcode == AArch64::UBFMXri && imms == 0x3f) {
142  AsmMnemonic = "lsr";
143  shift = immr;
144  } else if (Opcode == AArch64::SBFMWri && imms == 0x1f) {
145  AsmMnemonic = "asr";
146  shift = immr;
147  } else if (Opcode == AArch64::SBFMXri && imms == 0x3f) {
148  AsmMnemonic = "asr";
149  shift = immr;
150  }
151  if (AsmMnemonic) {
152  O << '\t' << AsmMnemonic << '\t' << getRegisterName(Op0.getReg())
153  << ", " << getRegisterName(Op1.getReg()) << ", #" << shift;
154  printAnnotation(O, Annot);
155  return;
156  }
157  }
158 
159  // SBFIZ/UBFIZ aliases
160  if (Op2.getImm() > Op3.getImm()) {
161  O << '\t' << (IsSigned ? "sbfiz" : "ubfiz") << '\t'
162  << getRegisterName(Op0.getReg()) << ", " << getRegisterName(Op1.getReg())
163  << ", #" << (Is64Bit ? 64 : 32) - Op2.getImm() << ", #" << Op3.getImm() + 1;
164  printAnnotation(O, Annot);
165  return;
166  }
167 
168  // Otherwise SBFX/UBFX is the preferred form
169  O << '\t' << (IsSigned ? "sbfx" : "ubfx") << '\t'
170  << getRegisterName(Op0.getReg()) << ", " << getRegisterName(Op1.getReg())
171  << ", #" << Op2.getImm() << ", #" << Op3.getImm() - Op2.getImm() + 1;
172  printAnnotation(O, Annot);
173  return;
174  }
175 
176  if (Opcode == AArch64::BFMXri || Opcode == AArch64::BFMWri) {
177  const MCOperand &Op0 = MI->getOperand(0); // Op1 == Op0
178  const MCOperand &Op2 = MI->getOperand(2);
179  int ImmR = MI->getOperand(3).getImm();
180  int ImmS = MI->getOperand(4).getImm();
181 
182  if ((Op2.getReg() == AArch64::WZR || Op2.getReg() == AArch64::XZR) &&
183  (ImmR == 0 || ImmS < ImmR) &&
184  STI.getFeatureBits()[AArch64::HasV8_2aOps]) {
185  // BFC takes precedence over its entire range, sligtly differently to BFI.
186  int BitWidth = Opcode == AArch64::BFMXri ? 64 : 32;
187  int LSB = (BitWidth - ImmR) % BitWidth;
188  int Width = ImmS + 1;
189 
190  O << "\tbfc\t" << getRegisterName(Op0.getReg())
191  << ", #" << LSB << ", #" << Width;
192  printAnnotation(O, Annot);
193  return;
194  } else if (ImmS < ImmR) {
195  // BFI alias
196  int BitWidth = Opcode == AArch64::BFMXri ? 64 : 32;
197  int LSB = (BitWidth - ImmR) % BitWidth;
198  int Width = ImmS + 1;
199 
200  O << "\tbfi\t" << getRegisterName(Op0.getReg()) << ", "
201  << getRegisterName(Op2.getReg()) << ", #" << LSB << ", #" << Width;
202  printAnnotation(O, Annot);
203  return;
204  }
205 
206  int LSB = ImmR;
207  int Width = ImmS - ImmR + 1;
208  // Otherwise BFXIL the preferred form
209  O << "\tbfxil\t"
210  << getRegisterName(Op0.getReg()) << ", " << getRegisterName(Op2.getReg())
211  << ", #" << LSB << ", #" << Width;
212  printAnnotation(O, Annot);
213  return;
214  }
215 
216  // Symbolic operands for MOVZ, MOVN and MOVK already imply a shift
217  // (e.g. :gottprel_g1: is always going to be "lsl #16") so it should not be
218  // printed.
219  if ((Opcode == AArch64::MOVZXi || Opcode == AArch64::MOVZWi ||
220  Opcode == AArch64::MOVNXi || Opcode == AArch64::MOVNWi) &&
221  MI->getOperand(1).isExpr()) {
222  if (Opcode == AArch64::MOVZXi || Opcode == AArch64::MOVZWi)
223  O << "\tmovz\t";
224  else
225  O << "\tmovn\t";
226 
227  O << getRegisterName(MI->getOperand(0).getReg()) << ", #";
228  MI->getOperand(1).getExpr()->print(O, &MAI);
229  return;
230  }
231 
232  if ((Opcode == AArch64::MOVKXi || Opcode == AArch64::MOVKWi) &&
233  MI->getOperand(2).isExpr()) {
234  O << "\tmovk\t" << getRegisterName(MI->getOperand(0).getReg()) << ", #";
235  MI->getOperand(2).getExpr()->print(O, &MAI);
236  return;
237  }
238 
239  // MOVZ, MOVN and "ORR wzr, #imm" instructions are aliases for MOV, but their
240  // domains overlap so they need to be prioritized. The chain is "MOVZ lsl #0 >
241  // MOVZ lsl #N > MOVN lsl #0 > MOVN lsl #N > ORR". The highest instruction
242  // that can represent the move is the MOV alias, and the rest get printed
243  // normally.
244  if ((Opcode == AArch64::MOVZXi || Opcode == AArch64::MOVZWi) &&
245  MI->getOperand(1).isImm() && MI->getOperand(2).isImm()) {
246  int RegWidth = Opcode == AArch64::MOVZXi ? 64 : 32;
247  int Shift = MI->getOperand(2).getImm();
248  uint64_t Value = (uint64_t)MI->getOperand(1).getImm() << Shift;
249 
251  Opcode == AArch64::MOVZXi ? 64 : 32)) {
252  O << "\tmov\t" << getRegisterName(MI->getOperand(0).getReg()) << ", #"
253  << formatImm(SignExtend64(Value, RegWidth));
254  return;
255  }
256  }
257 
258  if ((Opcode == AArch64::MOVNXi || Opcode == AArch64::MOVNWi) &&
259  MI->getOperand(1).isImm() && MI->getOperand(2).isImm()) {
260  int RegWidth = Opcode == AArch64::MOVNXi ? 64 : 32;
261  int Shift = MI->getOperand(2).getImm();
262  uint64_t Value = ~((uint64_t)MI->getOperand(1).getImm() << Shift);
263  if (RegWidth == 32)
264  Value = Value & 0xffffffff;
265 
266  if (AArch64_AM::isMOVNMovAlias(Value, Shift, RegWidth)) {
267  O << "\tmov\t" << getRegisterName(MI->getOperand(0).getReg()) << ", #"
268  << formatImm(SignExtend64(Value, RegWidth));
269  return;
270  }
271  }
272 
273  if ((Opcode == AArch64::ORRXri || Opcode == AArch64::ORRWri) &&
274  (MI->getOperand(1).getReg() == AArch64::XZR ||
275  MI->getOperand(1).getReg() == AArch64::WZR) &&
276  MI->getOperand(2).isImm()) {
277  int RegWidth = Opcode == AArch64::ORRXri ? 64 : 32;
279  MI->getOperand(2).getImm(), RegWidth);
280  if (!AArch64_AM::isAnyMOVWMovAlias(Value, RegWidth)) {
281  O << "\tmov\t" << getRegisterName(MI->getOperand(0).getReg()) << ", #"
282  << formatImm(SignExtend64(Value, RegWidth));
283  return;
284  }
285  }
286 
287  if (Opcode == AArch64::CompilerBarrier) {
288  O << '\t' << MAI.getCommentString() << " COMPILER BARRIER";
289  printAnnotation(O, Annot);
290  return;
291  }
292 
293  if (Opcode == AArch64::SPACE) {
294  O << '\t' << MAI.getCommentString() << " SPACE "
295  << MI->getOperand(1).getImm();
296  printAnnotation(O, Annot);
297  return;
298  }
299 
300  // Instruction TSB is specified as a one operand instruction, but 'csync' is
301  // not encoded, so for printing it is treated as a special case here:
302  if (Opcode == AArch64::TSB) {
303  O << "\ttsb\tcsync";
304  return;
305  }
306 
307  if (!PrintAliases || !printAliasInstr(MI, Address, STI, O))
308  printInstruction(MI, Address, STI, O);
309 
310  printAnnotation(O, Annot);
311 
312  if (atomicBarrierDroppedOnZero(Opcode) &&
313  (MI->getOperand(0).getReg() == AArch64::XZR ||
314  MI->getOperand(0).getReg() == AArch64::WZR)) {
315  printAnnotation(O, "acquire semantics dropped since destination is zero");
316  }
317 }
318 
319 static bool isTblTbxInstruction(unsigned Opcode, StringRef &Layout,
320  bool &IsTbx) {
321  switch (Opcode) {
322  case AArch64::TBXv8i8One:
323  case AArch64::TBXv8i8Two:
324  case AArch64::TBXv8i8Three:
325  case AArch64::TBXv8i8Four:
326  IsTbx = true;
327  Layout = ".8b";
328  return true;
329  case AArch64::TBLv8i8One:
330  case AArch64::TBLv8i8Two:
331  case AArch64::TBLv8i8Three:
332  case AArch64::TBLv8i8Four:
333  IsTbx = false;
334  Layout = ".8b";
335  return true;
336  case AArch64::TBXv16i8One:
337  case AArch64::TBXv16i8Two:
338  case AArch64::TBXv16i8Three:
339  case AArch64::TBXv16i8Four:
340  IsTbx = true;
341  Layout = ".16b";
342  return true;
343  case AArch64::TBLv16i8One:
344  case AArch64::TBLv16i8Two:
345  case AArch64::TBLv16i8Three:
346  case AArch64::TBLv16i8Four:
347  IsTbx = false;
348  Layout = ".16b";
349  return true;
350  default:
351  return false;
352  }
353 }
354 
356  unsigned Opcode;
357  const char *Mnemonic;
358  const char *Layout;
360  bool HasLane;
362 };
363 
364 static const LdStNInstrDesc LdStNInstInfo[] = {
365  { AArch64::LD1i8, "ld1", ".b", 1, true, 0 },
366  { AArch64::LD1i16, "ld1", ".h", 1, true, 0 },
367  { AArch64::LD1i32, "ld1", ".s", 1, true, 0 },
368  { AArch64::LD1i64, "ld1", ".d", 1, true, 0 },
369  { AArch64::LD1i8_POST, "ld1", ".b", 2, true, 1 },
370  { AArch64::LD1i16_POST, "ld1", ".h", 2, true, 2 },
371  { AArch64::LD1i32_POST, "ld1", ".s", 2, true, 4 },
372  { AArch64::LD1i64_POST, "ld1", ".d", 2, true, 8 },
373  { AArch64::LD1Rv16b, "ld1r", ".16b", 0, false, 0 },
374  { AArch64::LD1Rv8h, "ld1r", ".8h", 0, false, 0 },
375  { AArch64::LD1Rv4s, "ld1r", ".4s", 0, false, 0 },
376  { AArch64::LD1Rv2d, "ld1r", ".2d", 0, false, 0 },
377  { AArch64::LD1Rv8b, "ld1r", ".8b", 0, false, 0 },
378  { AArch64::LD1Rv4h, "ld1r", ".4h", 0, false, 0 },
379  { AArch64::LD1Rv2s, "ld1r", ".2s", 0, false, 0 },
380  { AArch64::LD1Rv1d, "ld1r", ".1d", 0, false, 0 },
381  { AArch64::LD1Rv16b_POST, "ld1r", ".16b", 1, false, 1 },
382  { AArch64::LD1Rv8h_POST, "ld1r", ".8h", 1, false, 2 },
383  { AArch64::LD1Rv4s_POST, "ld1r", ".4s", 1, false, 4 },
384  { AArch64::LD1Rv2d_POST, "ld1r", ".2d", 1, false, 8 },
385  { AArch64::LD1Rv8b_POST, "ld1r", ".8b", 1, false, 1 },
386  { AArch64::LD1Rv4h_POST, "ld1r", ".4h", 1, false, 2 },
387  { AArch64::LD1Rv2s_POST, "ld1r", ".2s", 1, false, 4 },
388  { AArch64::LD1Rv1d_POST, "ld1r", ".1d", 1, false, 8 },
389  { AArch64::LD1Onev16b, "ld1", ".16b", 0, false, 0 },
390  { AArch64::LD1Onev8h, "ld1", ".8h", 0, false, 0 },
391  { AArch64::LD1Onev4s, "ld1", ".4s", 0, false, 0 },
392  { AArch64::LD1Onev2d, "ld1", ".2d", 0, false, 0 },
393  { AArch64::LD1Onev8b, "ld1", ".8b", 0, false, 0 },
394  { AArch64::LD1Onev4h, "ld1", ".4h", 0, false, 0 },
395  { AArch64::LD1Onev2s, "ld1", ".2s", 0, false, 0 },
396  { AArch64::LD1Onev1d, "ld1", ".1d", 0, false, 0 },
397  { AArch64::LD1Onev16b_POST, "ld1", ".16b", 1, false, 16 },
398  { AArch64::LD1Onev8h_POST, "ld1", ".8h", 1, false, 16 },
399  { AArch64::LD1Onev4s_POST, "ld1", ".4s", 1, false, 16 },
400  { AArch64::LD1Onev2d_POST, "ld1", ".2d", 1, false, 16 },
401  { AArch64::LD1Onev8b_POST, "ld1", ".8b", 1, false, 8 },
402  { AArch64::LD1Onev4h_POST, "ld1", ".4h", 1, false, 8 },
403  { AArch64::LD1Onev2s_POST, "ld1", ".2s", 1, false, 8 },
404  { AArch64::LD1Onev1d_POST, "ld1", ".1d", 1, false, 8 },
405  { AArch64::LD1Twov16b, "ld1", ".16b", 0, false, 0 },
406  { AArch64::LD1Twov8h, "ld1", ".8h", 0, false, 0 },
407  { AArch64::LD1Twov4s, "ld1", ".4s", 0, false, 0 },
408  { AArch64::LD1Twov2d, "ld1", ".2d", 0, false, 0 },
409  { AArch64::LD1Twov8b, "ld1", ".8b", 0, false, 0 },
410  { AArch64::LD1Twov4h, "ld1", ".4h", 0, false, 0 },
411  { AArch64::LD1Twov2s, "ld1", ".2s", 0, false, 0 },
412  { AArch64::LD1Twov1d, "ld1", ".1d", 0, false, 0 },
413  { AArch64::LD1Twov16b_POST, "ld1", ".16b", 1, false, 32 },
414  { AArch64::LD1Twov8h_POST, "ld1", ".8h", 1, false, 32 },
415  { AArch64::LD1Twov4s_POST, "ld1", ".4s", 1, false, 32 },
416  { AArch64::LD1Twov2d_POST, "ld1", ".2d", 1, false, 32 },
417  { AArch64::LD1Twov8b_POST, "ld1", ".8b", 1, false, 16 },
418  { AArch64::LD1Twov4h_POST, "ld1", ".4h", 1, false, 16 },
419  { AArch64::LD1Twov2s_POST, "ld1", ".2s", 1, false, 16 },
420  { AArch64::LD1Twov1d_POST, "ld1", ".1d", 1, false, 16 },
421  { AArch64::LD1Threev16b, "ld1", ".16b", 0, false, 0 },
422  { AArch64::LD1Threev8h, "ld1", ".8h", 0, false, 0 },
423  { AArch64::LD1Threev4s, "ld1", ".4s", 0, false, 0 },
424  { AArch64::LD1Threev2d, "ld1", ".2d", 0, false, 0 },
425  { AArch64::LD1Threev8b, "ld1", ".8b", 0, false, 0 },
426  { AArch64::LD1Threev4h, "ld1", ".4h", 0, false, 0 },
427  { AArch64::LD1Threev2s, "ld1", ".2s", 0, false, 0 },
428  { AArch64::LD1Threev1d, "ld1", ".1d", 0, false, 0 },
429  { AArch64::LD1Threev16b_POST, "ld1", ".16b", 1, false, 48 },
430  { AArch64::LD1Threev8h_POST, "ld1", ".8h", 1, false, 48 },
431  { AArch64::LD1Threev4s_POST, "ld1", ".4s", 1, false, 48 },
432  { AArch64::LD1Threev2d_POST, "ld1", ".2d", 1, false, 48 },
433  { AArch64::LD1Threev8b_POST, "ld1", ".8b", 1, false, 24 },
434  { AArch64::LD1Threev4h_POST, "ld1", ".4h", 1, false, 24 },
435  { AArch64::LD1Threev2s_POST, "ld1", ".2s", 1, false, 24 },
436  { AArch64::LD1Threev1d_POST, "ld1", ".1d", 1, false, 24 },
437  { AArch64::LD1Fourv16b, "ld1", ".16b", 0, false, 0 },
438  { AArch64::LD1Fourv8h, "ld1", ".8h", 0, false, 0 },
439  { AArch64::LD1Fourv4s, "ld1", ".4s", 0, false, 0 },
440  { AArch64::LD1Fourv2d, "ld1", ".2d", 0, false, 0 },
441  { AArch64::LD1Fourv8b, "ld1", ".8b", 0, false, 0 },
442  { AArch64::LD1Fourv4h, "ld1", ".4h", 0, false, 0 },
443  { AArch64::LD1Fourv2s, "ld1", ".2s", 0, false, 0 },
444  { AArch64::LD1Fourv1d, "ld1", ".1d", 0, false, 0 },
445  { AArch64::LD1Fourv16b_POST, "ld1", ".16b", 1, false, 64 },
446  { AArch64::LD1Fourv8h_POST, "ld1", ".8h", 1, false, 64 },
447  { AArch64::LD1Fourv4s_POST, "ld1", ".4s", 1, false, 64 },
448  { AArch64::LD1Fourv2d_POST, "ld1", ".2d", 1, false, 64 },
449  { AArch64::LD1Fourv8b_POST, "ld1", ".8b", 1, false, 32 },
450  { AArch64::LD1Fourv4h_POST, "ld1", ".4h", 1, false, 32 },
451  { AArch64::LD1Fourv2s_POST, "ld1", ".2s", 1, false, 32 },
452  { AArch64::LD1Fourv1d_POST, "ld1", ".1d", 1, false, 32 },
453  { AArch64::LD2i8, "ld2", ".b", 1, true, 0 },
454  { AArch64::LD2i16, "ld2", ".h", 1, true, 0 },
455  { AArch64::LD2i32, "ld2", ".s", 1, true, 0 },
456  { AArch64::LD2i64, "ld2", ".d", 1, true, 0 },
457  { AArch64::LD2i8_POST, "ld2", ".b", 2, true, 2 },
458  { AArch64::LD2i16_POST, "ld2", ".h", 2, true, 4 },
459  { AArch64::LD2i32_POST, "ld2", ".s", 2, true, 8 },
460  { AArch64::LD2i64_POST, "ld2", ".d", 2, true, 16 },
461  { AArch64::LD2Rv16b, "ld2r", ".16b", 0, false, 0 },
462  { AArch64::LD2Rv8h, "ld2r", ".8h", 0, false, 0 },
463  { AArch64::LD2Rv4s, "ld2r", ".4s", 0, false, 0 },
464  { AArch64::LD2Rv2d, "ld2r", ".2d", 0, false, 0 },
465  { AArch64::LD2Rv8b, "ld2r", ".8b", 0, false, 0 },
466  { AArch64::LD2Rv4h, "ld2r", ".4h", 0, false, 0 },
467  { AArch64::LD2Rv2s, "ld2r", ".2s", 0, false, 0 },
468  { AArch64::LD2Rv1d, "ld2r", ".1d", 0, false, 0 },
469  { AArch64::LD2Rv16b_POST, "ld2r", ".16b", 1, false, 2 },
470  { AArch64::LD2Rv8h_POST, "ld2r", ".8h", 1, false, 4 },
471  { AArch64::LD2Rv4s_POST, "ld2r", ".4s", 1, false, 8 },
472  { AArch64::LD2Rv2d_POST, "ld2r", ".2d", 1, false, 16 },
473  { AArch64::LD2Rv8b_POST, "ld2r", ".8b", 1, false, 2 },
474  { AArch64::LD2Rv4h_POST, "ld2r", ".4h", 1, false, 4 },
475  { AArch64::LD2Rv2s_POST, "ld2r", ".2s", 1, false, 8 },
476  { AArch64::LD2Rv1d_POST, "ld2r", ".1d", 1, false, 16 },
477  { AArch64::LD2Twov16b, "ld2", ".16b", 0, false, 0 },
478  { AArch64::LD2Twov8h, "ld2", ".8h", 0, false, 0 },
479  { AArch64::LD2Twov4s, "ld2", ".4s", 0, false, 0 },
480  { AArch64::LD2Twov2d, "ld2", ".2d", 0, false, 0 },
481  { AArch64::LD2Twov8b, "ld2", ".8b", 0, false, 0 },
482  { AArch64::LD2Twov4h, "ld2", ".4h", 0, false, 0 },
483  { AArch64::LD2Twov2s, "ld2", ".2s", 0, false, 0 },
484  { AArch64::LD2Twov16b_POST, "ld2", ".16b", 1, false, 32 },
485  { AArch64::LD2Twov8h_POST, "ld2", ".8h", 1, false, 32 },
486  { AArch64::LD2Twov4s_POST, "ld2", ".4s", 1, false, 32 },
487  { AArch64::LD2Twov2d_POST, "ld2", ".2d", 1, false, 32 },
488  { AArch64::LD2Twov8b_POST, "ld2", ".8b", 1, false, 16 },
489  { AArch64::LD2Twov4h_POST, "ld2", ".4h", 1, false, 16 },
490  { AArch64::LD2Twov2s_POST, "ld2", ".2s", 1, false, 16 },
491  { AArch64::LD3i8, "ld3", ".b", 1, true, 0 },
492  { AArch64::LD3i16, "ld3", ".h", 1, true, 0 },
493  { AArch64::LD3i32, "ld3", ".s", 1, true, 0 },
494  { AArch64::LD3i64, "ld3", ".d", 1, true, 0 },
495  { AArch64::LD3i8_POST, "ld3", ".b", 2, true, 3 },
496  { AArch64::LD3i16_POST, "ld3", ".h", 2, true, 6 },
497  { AArch64::LD3i32_POST, "ld3", ".s", 2, true, 12 },
498  { AArch64::LD3i64_POST, "ld3", ".d", 2, true, 24 },
499  { AArch64::LD3Rv16b, "ld3r", ".16b", 0, false, 0 },
500  { AArch64::LD3Rv8h, "ld3r", ".8h", 0, false, 0 },
501  { AArch64::LD3Rv4s, "ld3r", ".4s", 0, false, 0 },
502  { AArch64::LD3Rv2d, "ld3r", ".2d", 0, false, 0 },
503  { AArch64::LD3Rv8b, "ld3r", ".8b", 0, false, 0 },
504  { AArch64::LD3Rv4h, "ld3r", ".4h", 0, false, 0 },
505  { AArch64::LD3Rv2s, "ld3r", ".2s", 0, false, 0 },
506  { AArch64::LD3Rv1d, "ld3r", ".1d", 0, false, 0 },
507  { AArch64::LD3Rv16b_POST, "ld3r", ".16b", 1, false, 3 },
508  { AArch64::LD3Rv8h_POST, "ld3r", ".8h", 1, false, 6 },
509  { AArch64::LD3Rv4s_POST, "ld3r", ".4s", 1, false, 12 },
510  { AArch64::LD3Rv2d_POST, "ld3r", ".2d", 1, false, 24 },
511  { AArch64::LD3Rv8b_POST, "ld3r", ".8b", 1, false, 3 },
512  { AArch64::LD3Rv4h_POST, "ld3r", ".4h", 1, false, 6 },
513  { AArch64::LD3Rv2s_POST, "ld3r", ".2s", 1, false, 12 },
514  { AArch64::LD3Rv1d_POST, "ld3r", ".1d", 1, false, 24 },
515  { AArch64::LD3Threev16b, "ld3", ".16b", 0, false, 0 },
516  { AArch64::LD3Threev8h, "ld3", ".8h", 0, false, 0 },
517  { AArch64::LD3Threev4s, "ld3", ".4s", 0, false, 0 },
518  { AArch64::LD3Threev2d, "ld3", ".2d", 0, false, 0 },
519  { AArch64::LD3Threev8b, "ld3", ".8b", 0, false, 0 },
520  { AArch64::LD3Threev4h, "ld3", ".4h", 0, false, 0 },
521  { AArch64::LD3Threev2s, "ld3", ".2s", 0, false, 0 },
522  { AArch64::LD3Threev16b_POST, "ld3", ".16b", 1, false, 48 },
523  { AArch64::LD3Threev8h_POST, "ld3", ".8h", 1, false, 48 },
524  { AArch64::LD3Threev4s_POST, "ld3", ".4s", 1, false, 48 },
525  { AArch64::LD3Threev2d_POST, "ld3", ".2d", 1, false, 48 },
526  { AArch64::LD3Threev8b_POST, "ld3", ".8b", 1, false, 24 },
527  { AArch64::LD3Threev4h_POST, "ld3", ".4h", 1, false, 24 },
528  { AArch64::LD3Threev2s_POST, "ld3", ".2s", 1, false, 24 },
529  { AArch64::LD4i8, "ld4", ".b", 1, true, 0 },
530  { AArch64::LD4i16, "ld4", ".h", 1, true, 0 },
531  { AArch64::LD4i32, "ld4", ".s", 1, true, 0 },
532  { AArch64::LD4i64, "ld4", ".d", 1, true, 0 },
533  { AArch64::LD4i8_POST, "ld4", ".b", 2, true, 4 },
534  { AArch64::LD4i16_POST, "ld4", ".h", 2, true, 8 },
535  { AArch64::LD4i32_POST, "ld4", ".s", 2, true, 16 },
536  { AArch64::LD4i64_POST, "ld4", ".d", 2, true, 32 },
537  { AArch64::LD4Rv16b, "ld4r", ".16b", 0, false, 0 },
538  { AArch64::LD4Rv8h, "ld4r", ".8h", 0, false, 0 },
539  { AArch64::LD4Rv4s, "ld4r", ".4s", 0, false, 0 },
540  { AArch64::LD4Rv2d, "ld4r", ".2d", 0, false, 0 },
541  { AArch64::LD4Rv8b, "ld4r", ".8b", 0, false, 0 },
542  { AArch64::LD4Rv4h, "ld4r", ".4h", 0, false, 0 },
543  { AArch64::LD4Rv2s, "ld4r", ".2s", 0, false, 0 },
544  { AArch64::LD4Rv1d, "ld4r", ".1d", 0, false, 0 },
545  { AArch64::LD4Rv16b_POST, "ld4r", ".16b", 1, false, 4 },
546  { AArch64::LD4Rv8h_POST, "ld4r", ".8h", 1, false, 8 },
547  { AArch64::LD4Rv4s_POST, "ld4r", ".4s", 1, false, 16 },
548  { AArch64::LD4Rv2d_POST, "ld4r", ".2d", 1, false, 32 },
549  { AArch64::LD4Rv8b_POST, "ld4r", ".8b", 1, false, 4 },
550  { AArch64::LD4Rv4h_POST, "ld4r", ".4h", 1, false, 8 },
551  { AArch64::LD4Rv2s_POST, "ld4r", ".2s", 1, false, 16 },
552  { AArch64::LD4Rv1d_POST, "ld4r", ".1d", 1, false, 32 },
553  { AArch64::LD4Fourv16b, "ld4", ".16b", 0, false, 0 },
554  { AArch64::LD4Fourv8h, "ld4", ".8h", 0, false, 0 },
555  { AArch64::LD4Fourv4s, "ld4", ".4s", 0, false, 0 },
556  { AArch64::LD4Fourv2d, "ld4", ".2d", 0, false, 0 },
557  { AArch64::LD4Fourv8b, "ld4", ".8b", 0, false, 0 },
558  { AArch64::LD4Fourv4h, "ld4", ".4h", 0, false, 0 },
559  { AArch64::LD4Fourv2s, "ld4", ".2s", 0, false, 0 },
560  { AArch64::LD4Fourv16b_POST, "ld4", ".16b", 1, false, 64 },
561  { AArch64::LD4Fourv8h_POST, "ld4", ".8h", 1, false, 64 },
562  { AArch64::LD4Fourv4s_POST, "ld4", ".4s", 1, false, 64 },
563  { AArch64::LD4Fourv2d_POST, "ld4", ".2d", 1, false, 64 },
564  { AArch64::LD4Fourv8b_POST, "ld4", ".8b", 1, false, 32 },
565  { AArch64::LD4Fourv4h_POST, "ld4", ".4h", 1, false, 32 },
566  { AArch64::LD4Fourv2s_POST, "ld4", ".2s", 1, false, 32 },
567  { AArch64::ST1i8, "st1", ".b", 0, true, 0 },
568  { AArch64::ST1i16, "st1", ".h", 0, true, 0 },
569  { AArch64::ST1i32, "st1", ".s", 0, true, 0 },
570  { AArch64::ST1i64, "st1", ".d", 0, true, 0 },
571  { AArch64::ST1i8_POST, "st1", ".b", 1, true, 1 },
572  { AArch64::ST1i16_POST, "st1", ".h", 1, true, 2 },
573  { AArch64::ST1i32_POST, "st1", ".s", 1, true, 4 },
574  { AArch64::ST1i64_POST, "st1", ".d", 1, true, 8 },
575  { AArch64::ST1Onev16b, "st1", ".16b", 0, false, 0 },
576  { AArch64::ST1Onev8h, "st1", ".8h", 0, false, 0 },
577  { AArch64::ST1Onev4s, "st1", ".4s", 0, false, 0 },
578  { AArch64::ST1Onev2d, "st1", ".2d", 0, false, 0 },
579  { AArch64::ST1Onev8b, "st1", ".8b", 0, false, 0 },
580  { AArch64::ST1Onev4h, "st1", ".4h", 0, false, 0 },
581  { AArch64::ST1Onev2s, "st1", ".2s", 0, false, 0 },
582  { AArch64::ST1Onev1d, "st1", ".1d", 0, false, 0 },
583  { AArch64::ST1Onev16b_POST, "st1", ".16b", 1, false, 16 },
584  { AArch64::ST1Onev8h_POST, "st1", ".8h", 1, false, 16 },
585  { AArch64::ST1Onev4s_POST, "st1", ".4s", 1, false, 16 },
586  { AArch64::ST1Onev2d_POST, "st1", ".2d", 1, false, 16 },
587  { AArch64::ST1Onev8b_POST, "st1", ".8b", 1, false, 8 },
588  { AArch64::ST1Onev4h_POST, "st1", ".4h", 1, false, 8 },
589  { AArch64::ST1Onev2s_POST, "st1", ".2s", 1, false, 8 },
590  { AArch64::ST1Onev1d_POST, "st1", ".1d", 1, false, 8 },
591  { AArch64::ST1Twov16b, "st1", ".16b", 0, false, 0 },
592  { AArch64::ST1Twov8h, "st1", ".8h", 0, false, 0 },
593  { AArch64::ST1Twov4s, "st1", ".4s", 0, false, 0 },
594  { AArch64::ST1Twov2d, "st1", ".2d", 0, false, 0 },
595  { AArch64::ST1Twov8b, "st1", ".8b", 0, false, 0 },
596  { AArch64::ST1Twov4h, "st1", ".4h", 0, false, 0 },
597  { AArch64::ST1Twov2s, "st1", ".2s", 0, false, 0 },
598  { AArch64::ST1Twov1d, "st1", ".1d", 0, false, 0 },
599  { AArch64::ST1Twov16b_POST, "st1", ".16b", 1, false, 32 },
600  { AArch64::ST1Twov8h_POST, "st1", ".8h", 1, false, 32 },
601  { AArch64::ST1Twov4s_POST, "st1", ".4s", 1, false, 32 },
602  { AArch64::ST1Twov2d_POST, "st1", ".2d", 1, false, 32 },
603  { AArch64::ST1Twov8b_POST, "st1", ".8b", 1, false, 16 },
604  { AArch64::ST1Twov4h_POST, "st1", ".4h", 1, false, 16 },
605  { AArch64::ST1Twov2s_POST, "st1", ".2s", 1, false, 16 },
606  { AArch64::ST1Twov1d_POST, "st1", ".1d", 1, false, 16 },
607  { AArch64::ST1Threev16b, "st1", ".16b", 0, false, 0 },
608  { AArch64::ST1Threev8h, "st1", ".8h", 0, false, 0 },
609  { AArch64::ST1Threev4s, "st1", ".4s", 0, false, 0 },
610  { AArch64::ST1Threev2d, "st1", ".2d", 0, false, 0 },
611  { AArch64::ST1Threev8b, "st1", ".8b", 0, false, 0 },
612  { AArch64::ST1Threev4h, "st1", ".4h", 0, false, 0 },
613  { AArch64::ST1Threev2s, "st1", ".2s", 0, false, 0 },
614  { AArch64::ST1Threev1d, "st1", ".1d", 0, false, 0 },
615  { AArch64::ST1Threev16b_POST, "st1", ".16b", 1, false, 48 },
616  { AArch64::ST1Threev8h_POST, "st1", ".8h", 1, false, 48 },
617  { AArch64::ST1Threev4s_POST, "st1", ".4s", 1, false, 48 },
618  { AArch64::ST1Threev2d_POST, "st1", ".2d", 1, false, 48 },
619  { AArch64::ST1Threev8b_POST, "st1", ".8b", 1, false, 24 },
620  { AArch64::ST1Threev4h_POST, "st1", ".4h", 1, false, 24 },
621  { AArch64::ST1Threev2s_POST, "st1", ".2s", 1, false, 24 },
622  { AArch64::ST1Threev1d_POST, "st1", ".1d", 1, false, 24 },
623  { AArch64::ST1Fourv16b, "st1", ".16b", 0, false, 0 },
624  { AArch64::ST1Fourv8h, "st1", ".8h", 0, false, 0 },
625  { AArch64::ST1Fourv4s, "st1", ".4s", 0, false, 0 },
626  { AArch64::ST1Fourv2d, "st1", ".2d", 0, false, 0 },
627  { AArch64::ST1Fourv8b, "st1", ".8b", 0, false, 0 },
628  { AArch64::ST1Fourv4h, "st1", ".4h", 0, false, 0 },
629  { AArch64::ST1Fourv2s, "st1", ".2s", 0, false, 0 },
630  { AArch64::ST1Fourv1d, "st1", ".1d", 0, false, 0 },
631  { AArch64::ST1Fourv16b_POST, "st1", ".16b", 1, false, 64 },
632  { AArch64::ST1Fourv8h_POST, "st1", ".8h", 1, false, 64 },
633  { AArch64::ST1Fourv4s_POST, "st1", ".4s", 1, false, 64 },
634  { AArch64::ST1Fourv2d_POST, "st1", ".2d", 1, false, 64 },
635  { AArch64::ST1Fourv8b_POST, "st1", ".8b", 1, false, 32 },
636  { AArch64::ST1Fourv4h_POST, "st1", ".4h", 1, false, 32 },
637  { AArch64::ST1Fourv2s_POST, "st1", ".2s", 1, false, 32 },
638  { AArch64::ST1Fourv1d_POST, "st1", ".1d", 1, false, 32 },
639  { AArch64::ST2i8, "st2", ".b", 0, true, 0 },
640  { AArch64::ST2i16, "st2", ".h", 0, true, 0 },
641  { AArch64::ST2i32, "st2", ".s", 0, true, 0 },
642  { AArch64::ST2i64, "st2", ".d", 0, true, 0 },
643  { AArch64::ST2i8_POST, "st2", ".b", 1, true, 2 },
644  { AArch64::ST2i16_POST, "st2", ".h", 1, true, 4 },
645  { AArch64::ST2i32_POST, "st2", ".s", 1, true, 8 },
646  { AArch64::ST2i64_POST, "st2", ".d", 1, true, 16 },
647  { AArch64::ST2Twov16b, "st2", ".16b", 0, false, 0 },
648  { AArch64::ST2Twov8h, "st2", ".8h", 0, false, 0 },
649  { AArch64::ST2Twov4s, "st2", ".4s", 0, false, 0 },
650  { AArch64::ST2Twov2d, "st2", ".2d", 0, false, 0 },
651  { AArch64::ST2Twov8b, "st2", ".8b", 0, false, 0 },
652  { AArch64::ST2Twov4h, "st2", ".4h", 0, false, 0 },
653  { AArch64::ST2Twov2s, "st2", ".2s", 0, false, 0 },
654  { AArch64::ST2Twov16b_POST, "st2", ".16b", 1, false, 32 },
655  { AArch64::ST2Twov8h_POST, "st2", ".8h", 1, false, 32 },
656  { AArch64::ST2Twov4s_POST, "st2", ".4s", 1, false, 32 },
657  { AArch64::ST2Twov2d_POST, "st2", ".2d", 1, false, 32 },
658  { AArch64::ST2Twov8b_POST, "st2", ".8b", 1, false, 16 },
659  { AArch64::ST2Twov4h_POST, "st2", ".4h", 1, false, 16 },
660  { AArch64::ST2Twov2s_POST, "st2", ".2s", 1, false, 16 },
661  { AArch64::ST3i8, "st3", ".b", 0, true, 0 },
662  { AArch64::ST3i16, "st3", ".h", 0, true, 0 },
663  { AArch64::ST3i32, "st3", ".s", 0, true, 0 },
664  { AArch64::ST3i64, "st3", ".d", 0, true, 0 },
665  { AArch64::ST3i8_POST, "st3", ".b", 1, true, 3 },
666  { AArch64::ST3i16_POST, "st3", ".h", 1, true, 6 },
667  { AArch64::ST3i32_POST, "st3", ".s", 1, true, 12 },
668  { AArch64::ST3i64_POST, "st3", ".d", 1, true, 24 },
669  { AArch64::ST3Threev16b, "st3", ".16b", 0, false, 0 },
670  { AArch64::ST3Threev8h, "st3", ".8h", 0, false, 0 },
671  { AArch64::ST3Threev4s, "st3", ".4s", 0, false, 0 },
672  { AArch64::ST3Threev2d, "st3", ".2d", 0, false, 0 },
673  { AArch64::ST3Threev8b, "st3", ".8b", 0, false, 0 },
674  { AArch64::ST3Threev4h, "st3", ".4h", 0, false, 0 },
675  { AArch64::ST3Threev2s, "st3", ".2s", 0, false, 0 },
676  { AArch64::ST3Threev16b_POST, "st3", ".16b", 1, false, 48 },
677  { AArch64::ST3Threev8h_POST, "st3", ".8h", 1, false, 48 },
678  { AArch64::ST3Threev4s_POST, "st3", ".4s", 1, false, 48 },
679  { AArch64::ST3Threev2d_POST, "st3", ".2d", 1, false, 48 },
680  { AArch64::ST3Threev8b_POST, "st3", ".8b", 1, false, 24 },
681  { AArch64::ST3Threev4h_POST, "st3", ".4h", 1, false, 24 },
682  { AArch64::ST3Threev2s_POST, "st3", ".2s", 1, false, 24 },
683  { AArch64::ST4i8, "st4", ".b", 0, true, 0 },
684  { AArch64::ST4i16, "st4", ".h", 0, true, 0 },
685  { AArch64::ST4i32, "st4", ".s", 0, true, 0 },
686  { AArch64::ST4i64, "st4", ".d", 0, true, 0 },
687  { AArch64::ST4i8_POST, "st4", ".b", 1, true, 4 },
688  { AArch64::ST4i16_POST, "st4", ".h", 1, true, 8 },
689  { AArch64::ST4i32_POST, "st4", ".s", 1, true, 16 },
690  { AArch64::ST4i64_POST, "st4", ".d", 1, true, 32 },
691  { AArch64::ST4Fourv16b, "st4", ".16b", 0, false, 0 },
692  { AArch64::ST4Fourv8h, "st4", ".8h", 0, false, 0 },
693  { AArch64::ST4Fourv4s, "st4", ".4s", 0, false, 0 },
694  { AArch64::ST4Fourv2d, "st4", ".2d", 0, false, 0 },
695  { AArch64::ST4Fourv8b, "st4", ".8b", 0, false, 0 },
696  { AArch64::ST4Fourv4h, "st4", ".4h", 0, false, 0 },
697  { AArch64::ST4Fourv2s, "st4", ".2s", 0, false, 0 },
698  { AArch64::ST4Fourv16b_POST, "st4", ".16b", 1, false, 64 },
699  { AArch64::ST4Fourv8h_POST, "st4", ".8h", 1, false, 64 },
700  { AArch64::ST4Fourv4s_POST, "st4", ".4s", 1, false, 64 },
701  { AArch64::ST4Fourv2d_POST, "st4", ".2d", 1, false, 64 },
702  { AArch64::ST4Fourv8b_POST, "st4", ".8b", 1, false, 32 },
703  { AArch64::ST4Fourv4h_POST, "st4", ".4h", 1, false, 32 },
704  { AArch64::ST4Fourv2s_POST, "st4", ".2s", 1, false, 32 },
705 };
706 
707 static const LdStNInstrDesc *getLdStNInstrDesc(unsigned Opcode) {
708  unsigned Idx;
709  for (Idx = 0; Idx != array_lengthof(LdStNInstInfo); ++Idx)
710  if (LdStNInstInfo[Idx].Opcode == Opcode)
711  return &LdStNInstInfo[Idx];
712 
713  return nullptr;
714 }
715 
716 void AArch64AppleInstPrinter::printInst(const MCInst *MI, uint64_t Address,
717  StringRef Annot,
718  const MCSubtargetInfo &STI,
719  raw_ostream &O) {
720  unsigned Opcode = MI->getOpcode();
721  StringRef Layout;
722 
723  bool IsTbx;
724  if (isTblTbxInstruction(MI->getOpcode(), Layout, IsTbx)) {
725  O << "\t" << (IsTbx ? "tbx" : "tbl") << Layout << '\t'
726  << getRegisterName(MI->getOperand(0).getReg(), AArch64::vreg) << ", ";
727 
728  unsigned ListOpNum = IsTbx ? 2 : 1;
729  printVectorList(MI, ListOpNum, STI, O, "");
730 
731  O << ", "
732  << getRegisterName(MI->getOperand(ListOpNum + 1).getReg(), AArch64::vreg);
733  printAnnotation(O, Annot);
734  return;
735  }
736 
737  if (const LdStNInstrDesc *LdStDesc = getLdStNInstrDesc(Opcode)) {
738  O << "\t" << LdStDesc->Mnemonic << LdStDesc->Layout << '\t';
739 
740  // Now onto the operands: first a vector list with possible lane
741  // specifier. E.g. { v0 }[2]
742  int OpNum = LdStDesc->ListOperand;
743  printVectorList(MI, OpNum++, STI, O, "");
744 
745  if (LdStDesc->HasLane)
746  O << '[' << MI->getOperand(OpNum++).getImm() << ']';
747 
748  // Next the address: [xN]
749  unsigned AddrReg = MI->getOperand(OpNum++).getReg();
750  O << ", [" << getRegisterName(AddrReg) << ']';
751 
752  // Finally, there might be a post-indexed offset.
753  if (LdStDesc->NaturalOffset != 0) {
754  unsigned Reg = MI->getOperand(OpNum++).getReg();
755  if (Reg != AArch64::XZR)
756  O << ", " << getRegisterName(Reg);
757  else {
758  assert(LdStDesc->NaturalOffset && "no offset on post-inc instruction?");
759  O << ", #" << LdStDesc->NaturalOffset;
760  }
761  }
762 
763  printAnnotation(O, Annot);
764  return;
765  }
766 
767  AArch64InstPrinter::printInst(MI, Address, Annot, STI, O);
768 }
769 
771  const MCSubtargetInfo &STI,
772  raw_ostream &O) {
773 #ifndef NDEBUG
774  unsigned Opcode = MI->getOpcode();
775  assert(Opcode == AArch64::SYSxt && "Invalid opcode for SYS alias!");
776 #endif
777 
778  const MCOperand &Op1 = MI->getOperand(0);
779  const MCOperand &Cn = MI->getOperand(1);
780  const MCOperand &Cm = MI->getOperand(2);
781  const MCOperand &Op2 = MI->getOperand(3);
782 
783  unsigned Op1Val = Op1.getImm();
784  unsigned CnVal = Cn.getImm();
785  unsigned CmVal = Cm.getImm();
786  unsigned Op2Val = Op2.getImm();
787 
788  uint16_t Encoding = Op2Val;
789  Encoding |= CmVal << 3;
790  Encoding |= CnVal << 7;
791  Encoding |= Op1Val << 11;
792 
793  bool NeedsReg;
794  std::string Ins;
795  std::string Name;
796 
797  if (CnVal == 7) {
798  switch (CmVal) {
799  default: return false;
800  // Maybe IC, maybe Prediction Restriction
801  case 1:
802  switch (Op1Val) {
803  default: return false;
804  case 0: goto Search_IC;
805  case 3: goto Search_PRCTX;
806  }
807  // Prediction Restriction aliases
808  case 3: {
809  Search_PRCTX:
810  const AArch64PRCTX::PRCTX *PRCTX = AArch64PRCTX::lookupPRCTXByEncoding(Encoding >> 3);
811  if (!PRCTX || !PRCTX->haveFeatures(STI.getFeatureBits()))
812  return false;
813 
814  NeedsReg = PRCTX->NeedsReg;
815  switch (Op2Val) {
816  default: return false;
817  case 4: Ins = "cfp\t"; break;
818  case 5: Ins = "dvp\t"; break;
819  case 7: Ins = "cpp\t"; break;
820  }
821  Name = std::string(PRCTX->Name);
822  }
823  break;
824  // IC aliases
825  case 5: {
826  Search_IC:
827  const AArch64IC::IC *IC = AArch64IC::lookupICByEncoding(Encoding);
828  if (!IC || !IC->haveFeatures(STI.getFeatureBits()))
829  return false;
830 
831  NeedsReg = IC->NeedsReg;
832  Ins = "ic\t";
833  Name = std::string(IC->Name);
834  }
835  break;
836  // DC aliases
837  case 4: case 6: case 10: case 11: case 12: case 13: case 14:
838  {
839  const AArch64DC::DC *DC = AArch64DC::lookupDCByEncoding(Encoding);
840  if (!DC || !DC->haveFeatures(STI.getFeatureBits()))
841  return false;
842 
843  NeedsReg = true;
844  Ins = "dc\t";
845  Name = std::string(DC->Name);
846  }
847  break;
848  // AT aliases
849  case 8: case 9: {
850  const AArch64AT::AT *AT = AArch64AT::lookupATByEncoding(Encoding);
851  if (!AT || !AT->haveFeatures(STI.getFeatureBits()))
852  return false;
853 
854  NeedsReg = true;
855  Ins = "at\t";
856  Name = std::string(AT->Name);
857  }
858  break;
859  }
860  } else if (CnVal == 8 || CnVal == 9) {
861  // TLBI aliases
862  const AArch64TLBI::TLBI *TLBI = AArch64TLBI::lookupTLBIByEncoding(Encoding);
863  if (!TLBI || !TLBI->haveFeatures(STI.getFeatureBits()))
864  return false;
865 
866  NeedsReg = TLBI->NeedsReg;
867  Ins = "tlbi\t";
868  Name = std::string(TLBI->Name);
869  }
870  else
871  return false;
872 
873  std::string Str = Ins + Name;
874  std::transform(Str.begin(), Str.end(), Str.begin(), ::tolower);
875 
876  O << '\t' << Str;
877  if (NeedsReg)
878  O << ", " << getRegisterName(MI->getOperand(4).getReg());
879 
880  return true;
881 }
882 
883 void AArch64InstPrinter::printOperand(const MCInst *MI, unsigned OpNo,
884  const MCSubtargetInfo &STI,
885  raw_ostream &O) {
886  const MCOperand &Op = MI->getOperand(OpNo);
887  if (Op.isReg()) {
888  unsigned Reg = Op.getReg();
889  O << getRegisterName(Reg);
890  } else if (Op.isImm()) {
891  printImm(MI, OpNo, STI, O);
892  } else {
893  assert(Op.isExpr() && "unknown operand kind in printOperand");
894  Op.getExpr()->print(O, &MAI);
895  }
896 }
897 
898 void AArch64InstPrinter::printImm(const MCInst *MI, unsigned OpNo,
899  const MCSubtargetInfo &STI,
900  raw_ostream &O) {
901  const MCOperand &Op = MI->getOperand(OpNo);
902  O << "#" << formatImm(Op.getImm());
903 }
904 
905 void AArch64InstPrinter::printImmHex(const MCInst *MI, unsigned OpNo,
906  const MCSubtargetInfo &STI,
907  raw_ostream &O) {
908  const MCOperand &Op = MI->getOperand(OpNo);
909  O << format("#%#llx", Op.getImm());
910 }
911 
912 template<int Size>
913 void AArch64InstPrinter::printSImm(const MCInst *MI, unsigned OpNo,
914  const MCSubtargetInfo &STI,
915  raw_ostream &O) {
916  const MCOperand &Op = MI->getOperand(OpNo);
917  if (Size == 8)
918  O << "#" << formatImm((signed char)Op.getImm());
919  else if (Size == 16)
920  O << "#" << formatImm((signed short)Op.getImm());
921  else
922  O << "#" << formatImm(Op.getImm());
923 }
924 
926  unsigned Imm, raw_ostream &O) {
927  const MCOperand &Op = MI->getOperand(OpNo);
928  if (Op.isReg()) {
929  unsigned Reg = Op.getReg();
930  if (Reg == AArch64::XZR)
931  O << "#" << Imm;
932  else
933  O << getRegisterName(Reg);
934  } else
935  llvm_unreachable("unknown operand kind in printPostIncOperand64");
936 }
937 
938 void AArch64InstPrinter::printVRegOperand(const MCInst *MI, unsigned OpNo,
939  const MCSubtargetInfo &STI,
940  raw_ostream &O) {
941  const MCOperand &Op = MI->getOperand(OpNo);
942  assert(Op.isReg() && "Non-register vreg operand!");
943  unsigned Reg = Op.getReg();
944  O << getRegisterName(Reg, AArch64::vreg);
945 }
946 
948  const MCSubtargetInfo &STI,
949  raw_ostream &O) {
950  const MCOperand &Op = MI->getOperand(OpNo);
951  assert(Op.isImm() && "System instruction C[nm] operands must be immediates!");
952  O << "c" << Op.getImm();
953 }
954 
955 void AArch64InstPrinter::printAddSubImm(const MCInst *MI, unsigned OpNum,
956  const MCSubtargetInfo &STI,
957  raw_ostream &O) {
958  const MCOperand &MO = MI->getOperand(OpNum);
959  if (MO.isImm()) {
960  unsigned Val = (MO.getImm() & 0xfff);
961  assert(Val == MO.getImm() && "Add/sub immediate out of range!");
962  unsigned Shift =
963  AArch64_AM::getShiftValue(MI->getOperand(OpNum + 1).getImm());
964  O << '#' << formatImm(Val);
965  if (Shift != 0)
966  printShifter(MI, OpNum + 1, STI, O);
967 
968  if (CommentStream)
969  *CommentStream << '=' << formatImm(Val << Shift) << '\n';
970  } else {
971  assert(MO.isExpr() && "Unexpected operand type!");
972  MO.getExpr()->print(O, &MAI);
973  printShifter(MI, OpNum + 1, STI, O);
974  }
975 }
976 
977 template <typename T>
978 void AArch64InstPrinter::printLogicalImm(const MCInst *MI, unsigned OpNum,
979  const MCSubtargetInfo &STI,
980  raw_ostream &O) {
981  uint64_t Val = MI->getOperand(OpNum).getImm();
982  O << "#0x";
983  O.write_hex(AArch64_AM::decodeLogicalImmediate(Val, 8 * sizeof(T)));
984 }
985 
986 void AArch64InstPrinter::printShifter(const MCInst *MI, unsigned OpNum,
987  const MCSubtargetInfo &STI,
988  raw_ostream &O) {
989  unsigned Val = MI->getOperand(OpNum).getImm();
990  // LSL #0 should not be printed.
992  AArch64_AM::getShiftValue(Val) == 0)
993  return;
995  << " #" << AArch64_AM::getShiftValue(Val);
996 }
997 
999  const MCSubtargetInfo &STI,
1000  raw_ostream &O) {
1001  O << getRegisterName(MI->getOperand(OpNum).getReg());
1002  printShifter(MI, OpNum + 1, STI, O);
1003 }
1004 
1006  const MCSubtargetInfo &STI,
1007  raw_ostream &O) {
1008  O << getRegisterName(MI->getOperand(OpNum).getReg());
1009  printArithExtend(MI, OpNum + 1, STI, O);
1010 }
1011 
1012 void AArch64InstPrinter::printArithExtend(const MCInst *MI, unsigned OpNum,
1013  const MCSubtargetInfo &STI,
1014  raw_ostream &O) {
1015  unsigned Val = MI->getOperand(OpNum).getImm();
1017  unsigned ShiftVal = AArch64_AM::getArithShiftValue(Val);
1018 
1019  // If the destination or first source register operand is [W]SP, print
1020  // UXTW/UXTX as LSL, and if the shift amount is also zero, print nothing at
1021  // all.
1022  if (ExtType == AArch64_AM::UXTW || ExtType == AArch64_AM::UXTX) {
1023  unsigned Dest = MI->getOperand(0).getReg();
1024  unsigned Src1 = MI->getOperand(1).getReg();
1025  if ( ((Dest == AArch64::SP || Src1 == AArch64::SP) &&
1026  ExtType == AArch64_AM::UXTX) ||
1027  ((Dest == AArch64::WSP || Src1 == AArch64::WSP) &&
1028  ExtType == AArch64_AM::UXTW) ) {
1029  if (ShiftVal != 0)
1030  O << ", lsl #" << ShiftVal;
1031  return;
1032  }
1033  }
1034  O << ", " << AArch64_AM::getShiftExtendName(ExtType);
1035  if (ShiftVal != 0)
1036  O << " #" << ShiftVal;
1037 }
1038 
1039 static void printMemExtendImpl(bool SignExtend, bool DoShift,
1040  unsigned Width, char SrcRegKind,
1041  raw_ostream &O) {
1042  // sxtw, sxtx, uxtw or lsl (== uxtx)
1043  bool IsLSL = !SignExtend && SrcRegKind == 'x';
1044  if (IsLSL)
1045  O << "lsl";
1046  else
1047  O << (SignExtend ? 's' : 'u') << "xt" << SrcRegKind;
1048 
1049  if (DoShift || IsLSL)
1050  O << " #" << Log2_32(Width / 8);
1051 }
1052 
1053 void AArch64InstPrinter::printMemExtend(const MCInst *MI, unsigned OpNum,
1054  raw_ostream &O, char SrcRegKind,
1055  unsigned Width) {
1056  bool SignExtend = MI->getOperand(OpNum).getImm();
1057  bool DoShift = MI->getOperand(OpNum + 1).getImm();
1058  printMemExtendImpl(SignExtend, DoShift, Width, SrcRegKind, O);
1059 }
1060 
1061 template <bool SignExtend, int ExtWidth, char SrcRegKind, char Suffix>
1063  unsigned OpNum,
1064  const MCSubtargetInfo &STI,
1065  raw_ostream &O) {
1066  printOperand(MI, OpNum, STI, O);
1067  if (Suffix == 's' || Suffix == 'd')
1068  O << '.' << Suffix;
1069  else
1070  assert(Suffix == 0 && "Unsupported suffix size");
1071 
1072  bool DoShift = ExtWidth != 8;
1073  if (SignExtend || DoShift || SrcRegKind == 'w') {
1074  O << ", ";
1075  printMemExtendImpl(SignExtend, DoShift, ExtWidth, SrcRegKind, O);
1076  }
1077 }
1078 
1079 void AArch64InstPrinter::printCondCode(const MCInst *MI, unsigned OpNum,
1080  const MCSubtargetInfo &STI,
1081  raw_ostream &O) {
1082  AArch64CC::CondCode CC = (AArch64CC::CondCode)MI->getOperand(OpNum).getImm();
1084 }
1085 
1087  const MCSubtargetInfo &STI,
1088  raw_ostream &O) {
1089  AArch64CC::CondCode CC = (AArch64CC::CondCode)MI->getOperand(OpNum).getImm();
1091 }
1092 
1093 void AArch64InstPrinter::printAMNoIndex(const MCInst *MI, unsigned OpNum,
1094  const MCSubtargetInfo &STI,
1095  raw_ostream &O) {
1096  O << '[' << getRegisterName(MI->getOperand(OpNum).getReg()) << ']';
1097 }
1098 
1099 template<int Scale>
1100 void AArch64InstPrinter::printImmScale(const MCInst *MI, unsigned OpNum,
1101  const MCSubtargetInfo &STI,
1102  raw_ostream &O) {
1103  O << '#' << formatImm(Scale * MI->getOperand(OpNum).getImm());
1104 }
1105 
1107  unsigned Scale, raw_ostream &O) {
1108  const MCOperand MO = MI->getOperand(OpNum);
1109  if (MO.isImm()) {
1110  O << "#" << formatImm(MO.getImm() * Scale);
1111  } else {
1112  assert(MO.isExpr() && "Unexpected operand type!");
1113  MO.getExpr()->print(O, &MAI);
1114  }
1115 }
1116 
1117 void AArch64InstPrinter::printAMIndexedWB(const MCInst *MI, unsigned OpNum,
1118  unsigned Scale, raw_ostream &O) {
1119  const MCOperand MO1 = MI->getOperand(OpNum + 1);
1120  O << '[' << getRegisterName(MI->getOperand(OpNum).getReg());
1121  if (MO1.isImm()) {
1122  O << ", #" << formatImm(MO1.getImm() * Scale);
1123  } else {
1124  assert(MO1.isExpr() && "Unexpected operand type!");
1125  O << ", ";
1126  MO1.getExpr()->print(O, &MAI);
1127  }
1128  O << ']';
1129 }
1130 
1131 template <bool IsSVEPrefetch>
1132 void AArch64InstPrinter::printPrefetchOp(const MCInst *MI, unsigned OpNum,
1133  const MCSubtargetInfo &STI,
1134  raw_ostream &O) {
1135  unsigned prfop = MI->getOperand(OpNum).getImm();
1136  if (IsSVEPrefetch) {
1137  if (auto PRFM = AArch64SVEPRFM::lookupSVEPRFMByEncoding(prfop)) {
1138  O << PRFM->Name;
1139  return;
1140  }
1141  } else if (auto PRFM = AArch64PRFM::lookupPRFMByEncoding(prfop)) {
1142  O << PRFM->Name;
1143  return;
1144  }
1145 
1146  O << '#' << formatImm(prfop);
1147 }
1148 
1149 void AArch64InstPrinter::printPSBHintOp(const MCInst *MI, unsigned OpNum,
1150  const MCSubtargetInfo &STI,
1151  raw_ostream &O) {
1152  unsigned psbhintop = MI->getOperand(OpNum).getImm();
1153  auto PSB = AArch64PSBHint::lookupPSBByEncoding(psbhintop);
1154  if (PSB)
1155  O << PSB->Name;
1156  else
1157  O << '#' << formatImm(psbhintop);
1158 }
1159 
1160 void AArch64InstPrinter::printBTIHintOp(const MCInst *MI, unsigned OpNum,
1161  const MCSubtargetInfo &STI,
1162  raw_ostream &O) {
1163  unsigned btihintop = MI->getOperand(OpNum).getImm() ^ 32;
1164  auto BTI = AArch64BTIHint::lookupBTIByEncoding(btihintop);
1165  if (BTI)
1166  O << BTI->Name;
1167  else
1168  O << '#' << formatImm(btihintop);
1169 }
1170 
1172  const MCSubtargetInfo &STI,
1173  raw_ostream &O) {
1174  const MCOperand &MO = MI->getOperand(OpNum);
1175  float FPImm = MO.isDFPImm() ? bit_cast<double>(MO.getDFPImm())
1177 
1178  // 8 decimal places are enough to perfectly represent permitted floats.
1179  O << format("#%.8f", FPImm);
1180 }
1181 
1182 static unsigned getNextVectorRegister(unsigned Reg, unsigned Stride = 1) {
1183  while (Stride--) {
1184  switch (Reg) {
1185  default:
1186  llvm_unreachable("Vector register expected!");
1187  case AArch64::Q0: Reg = AArch64::Q1; break;
1188  case AArch64::Q1: Reg = AArch64::Q2; break;
1189  case AArch64::Q2: Reg = AArch64::Q3; break;
1190  case AArch64::Q3: Reg = AArch64::Q4; break;
1191  case AArch64::Q4: Reg = AArch64::Q5; break;
1192  case AArch64::Q5: Reg = AArch64::Q6; break;
1193  case AArch64::Q6: Reg = AArch64::Q7; break;
1194  case AArch64::Q7: Reg = AArch64::Q8; break;
1195  case AArch64::Q8: Reg = AArch64::Q9; break;
1196  case AArch64::Q9: Reg = AArch64::Q10; break;
1197  case AArch64::Q10: Reg = AArch64::Q11; break;
1198  case AArch64::Q11: Reg = AArch64::Q12; break;
1199  case AArch64::Q12: Reg = AArch64::Q13; break;
1200  case AArch64::Q13: Reg = AArch64::Q14; break;
1201  case AArch64::Q14: Reg = AArch64::Q15; break;
1202  case AArch64::Q15: Reg = AArch64::Q16; break;
1203  case AArch64::Q16: Reg = AArch64::Q17; break;
1204  case AArch64::Q17: Reg = AArch64::Q18; break;
1205  case AArch64::Q18: Reg = AArch64::Q19; break;
1206  case AArch64::Q19: Reg = AArch64::Q20; break;
1207  case AArch64::Q20: Reg = AArch64::Q21; break;
1208  case AArch64::Q21: Reg = AArch64::Q22; break;
1209  case AArch64::Q22: Reg = AArch64::Q23; break;
1210  case AArch64::Q23: Reg = AArch64::Q24; break;
1211  case AArch64::Q24: Reg = AArch64::Q25; break;
1212  case AArch64::Q25: Reg = AArch64::Q26; break;
1213  case AArch64::Q26: Reg = AArch64::Q27; break;
1214  case AArch64::Q27: Reg = AArch64::Q28; break;
1215  case AArch64::Q28: Reg = AArch64::Q29; break;
1216  case AArch64::Q29: Reg = AArch64::Q30; break;
1217  case AArch64::Q30: Reg = AArch64::Q31; break;
1218  // Vector lists can wrap around.
1219  case AArch64::Q31:
1220  Reg = AArch64::Q0;
1221  break;
1222  case AArch64::Z0: Reg = AArch64::Z1; break;
1223  case AArch64::Z1: Reg = AArch64::Z2; break;
1224  case AArch64::Z2: Reg = AArch64::Z3; break;
1225  case AArch64::Z3: Reg = AArch64::Z4; break;
1226  case AArch64::Z4: Reg = AArch64::Z5; break;
1227  case AArch64::Z5: Reg = AArch64::Z6; break;
1228  case AArch64::Z6: Reg = AArch64::Z7; break;
1229  case AArch64::Z7: Reg = AArch64::Z8; break;
1230  case AArch64::Z8: Reg = AArch64::Z9; break;
1231  case AArch64::Z9: Reg = AArch64::Z10; break;
1232  case AArch64::Z10: Reg = AArch64::Z11; break;
1233  case AArch64::Z11: Reg = AArch64::Z12; break;
1234  case AArch64::Z12: Reg = AArch64::Z13; break;
1235  case AArch64::Z13: Reg = AArch64::Z14; break;
1236  case AArch64::Z14: Reg = AArch64::Z15; break;
1237  case AArch64::Z15: Reg = AArch64::Z16; break;
1238  case AArch64::Z16: Reg = AArch64::Z17; break;
1239  case AArch64::Z17: Reg = AArch64::Z18; break;
1240  case AArch64::Z18: Reg = AArch64::Z19; break;
1241  case AArch64::Z19: Reg = AArch64::Z20; break;
1242  case AArch64::Z20: Reg = AArch64::Z21; break;
1243  case AArch64::Z21: Reg = AArch64::Z22; break;
1244  case AArch64::Z22: Reg = AArch64::Z23; break;
1245  case AArch64::Z23: Reg = AArch64::Z24; break;
1246  case AArch64::Z24: Reg = AArch64::Z25; break;
1247  case AArch64::Z25: Reg = AArch64::Z26; break;
1248  case AArch64::Z26: Reg = AArch64::Z27; break;
1249  case AArch64::Z27: Reg = AArch64::Z28; break;
1250  case AArch64::Z28: Reg = AArch64::Z29; break;
1251  case AArch64::Z29: Reg = AArch64::Z30; break;
1252  case AArch64::Z30: Reg = AArch64::Z31; break;
1253  // Vector lists can wrap around.
1254  case AArch64::Z31:
1255  Reg = AArch64::Z0;
1256  break;
1257  }
1258  }
1259  return Reg;
1260 }
1261 
1262 template<unsigned size>
1264  unsigned OpNum,
1265  const MCSubtargetInfo &STI,
1266  raw_ostream &O) {
1267  static_assert(size == 64 || size == 32,
1268  "Template parameter must be either 32 or 64");
1269  unsigned Reg = MI->getOperand(OpNum).getReg();
1270 
1271  unsigned Sube = (size == 32) ? AArch64::sube32 : AArch64::sube64;
1272  unsigned Subo = (size == 32) ? AArch64::subo32 : AArch64::subo64;
1273 
1274  unsigned Even = MRI.getSubReg(Reg, Sube);
1275  unsigned Odd = MRI.getSubReg(Reg, Subo);
1276  O << getRegisterName(Even) << ", " << getRegisterName(Odd);
1277 }
1278 
1279 void AArch64InstPrinter::printVectorList(const MCInst *MI, unsigned OpNum,
1280  const MCSubtargetInfo &STI,
1281  raw_ostream &O,
1282  StringRef LayoutSuffix) {
1283  unsigned Reg = MI->getOperand(OpNum).getReg();
1284 
1285  O << "{ ";
1286 
1287  // Work out how many registers there are in the list (if there is an actual
1288  // list).
1289  unsigned NumRegs = 1;
1290  if (MRI.getRegClass(AArch64::DDRegClassID).contains(Reg) ||
1291  MRI.getRegClass(AArch64::ZPR2RegClassID).contains(Reg) ||
1292  MRI.getRegClass(AArch64::QQRegClassID).contains(Reg))
1293  NumRegs = 2;
1294  else if (MRI.getRegClass(AArch64::DDDRegClassID).contains(Reg) ||
1295  MRI.getRegClass(AArch64::ZPR3RegClassID).contains(Reg) ||
1296  MRI.getRegClass(AArch64::QQQRegClassID).contains(Reg))
1297  NumRegs = 3;
1298  else if (MRI.getRegClass(AArch64::DDDDRegClassID).contains(Reg) ||
1299  MRI.getRegClass(AArch64::ZPR4RegClassID).contains(Reg) ||
1300  MRI.getRegClass(AArch64::QQQQRegClassID).contains(Reg))
1301  NumRegs = 4;
1302 
1303  // Now forget about the list and find out what the first register is.
1304  if (unsigned FirstReg = MRI.getSubReg(Reg, AArch64::dsub0))
1305  Reg = FirstReg;
1306  else if (unsigned FirstReg = MRI.getSubReg(Reg, AArch64::qsub0))
1307  Reg = FirstReg;
1308  else if (unsigned FirstReg = MRI.getSubReg(Reg, AArch64::zsub0))
1309  Reg = FirstReg;
1310 
1311  // If it's a D-reg, we need to promote it to the equivalent Q-reg before
1312  // printing (otherwise getRegisterName fails).
1313  if (MRI.getRegClass(AArch64::FPR64RegClassID).contains(Reg)) {
1314  const MCRegisterClass &FPR128RC =
1315  MRI.getRegClass(AArch64::FPR128RegClassID);
1316  Reg = MRI.getMatchingSuperReg(Reg, AArch64::dsub, &FPR128RC);
1317  }
1318 
1319  for (unsigned i = 0; i < NumRegs; ++i, Reg = getNextVectorRegister(Reg)) {
1320  if (MRI.getRegClass(AArch64::ZPRRegClassID).contains(Reg))
1321  O << getRegisterName(Reg) << LayoutSuffix;
1322  else
1323  O << getRegisterName(Reg, AArch64::vreg) << LayoutSuffix;
1324 
1325  if (i + 1 != NumRegs)
1326  O << ", ";
1327  }
1328 
1329  O << " }";
1330 }
1331 
1332 void
1334  unsigned OpNum,
1335  const MCSubtargetInfo &STI,
1336  raw_ostream &O) {
1337  printVectorList(MI, OpNum, STI, O, "");
1338 }
1339 
1340 template <unsigned NumLanes, char LaneKind>
1342  const MCSubtargetInfo &STI,
1343  raw_ostream &O) {
1344  std::string Suffix(".");
1345  if (NumLanes)
1346  Suffix += itostr(NumLanes) + LaneKind;
1347  else
1348  Suffix += LaneKind;
1349 
1350  printVectorList(MI, OpNum, STI, O, Suffix);
1351 }
1352 
1353 void AArch64InstPrinter::printVectorIndex(const MCInst *MI, unsigned OpNum,
1354  const MCSubtargetInfo &STI,
1355  raw_ostream &O) {
1356  O << "[" << MI->getOperand(OpNum).getImm() << "]";
1357 }
1358 
1359 void AArch64InstPrinter::printAlignedLabel(const MCInst *MI, uint64_t Address,
1360  unsigned OpNum,
1361  const MCSubtargetInfo &STI,
1362  raw_ostream &O) {
1363  const MCOperand &Op = MI->getOperand(OpNum);
1364 
1365  // If the label has already been resolved to an immediate offset (say, when
1366  // we're running the disassembler), just print the immediate.
1367  if (Op.isImm()) {
1368  int64_t Offset = Op.getImm() * 4;
1370  O << formatHex(Address + Offset);
1371  else
1372  O << "#" << formatImm(Offset);
1373  return;
1374  }
1375 
1376  // If the branch target is simply an address then print it in hex.
1377  const MCConstantExpr *BranchTarget =
1378  dyn_cast<MCConstantExpr>(MI->getOperand(OpNum).getExpr());
1379  int64_t TargetAddress;
1380  if (BranchTarget && BranchTarget->evaluateAsAbsolute(TargetAddress)) {
1381  O << formatHex(TargetAddress);
1382  } else {
1383  // Otherwise, just print the expression.
1384  MI->getOperand(OpNum).getExpr()->print(O, &MAI);
1385  }
1386 }
1387 
1388 void AArch64InstPrinter::printAdrpLabel(const MCInst *MI, uint64_t Address,
1389  unsigned OpNum,
1390  const MCSubtargetInfo &STI,
1391  raw_ostream &O) {
1392  const MCOperand &Op = MI->getOperand(OpNum);
1393 
1394  // If the label has already been resolved to an immediate offset (say, when
1395  // we're running the disassembler), just print the immediate.
1396  if (Op.isImm()) {
1397  const int64_t Offset = Op.getImm() * 4096;
1399  O << formatHex((Address & -4096) + Offset);
1400  else
1401  O << "#" << Offset;
1402  return;
1403  }
1404 
1405  // Otherwise, just print the expression.
1406  MI->getOperand(OpNum).getExpr()->print(O, &MAI);
1407 }
1408 
1410  const MCSubtargetInfo &STI,
1411  raw_ostream &O) {
1412  unsigned Val = MI->getOperand(OpNo).getImm();
1413  unsigned Opcode = MI->getOpcode();
1414 
1415  StringRef Name;
1416  if (Opcode == AArch64::ISB) {
1417  auto ISB = AArch64ISB::lookupISBByEncoding(Val);
1418  Name = ISB ? ISB->Name : "";
1419  } else if (Opcode == AArch64::TSB) {
1420  auto TSB = AArch64TSB::lookupTSBByEncoding(Val);
1421  Name = TSB ? TSB->Name : "";
1422  } else {
1423  auto DB = AArch64DB::lookupDBByEncoding(Val);
1424  Name = DB ? DB->Name : "";
1425  }
1426  if (!Name.empty())
1427  O << Name;
1428  else
1429  O << "#" << Val;
1430 }
1431 
1433  const MCSubtargetInfo &STI,
1434  raw_ostream &O) {
1435  unsigned Val = MI->getOperand(OpNo).getImm();
1436  assert(MI->getOpcode() == AArch64::DSBnXS);
1437 
1438  StringRef Name;
1439  auto DB = AArch64DBnXS::lookupDBnXSByEncoding(Val);
1440  Name = DB ? DB->Name : "";
1441 
1442  if (!Name.empty())
1443  O << Name;
1444  else
1445  O << "#" << Val;
1446 }
1447 
1449  const MCSubtargetInfo &STI,
1450  raw_ostream &O) {
1451  unsigned Val = MI->getOperand(OpNo).getImm();
1452 
1453  // Horrible hack for the one register that has identical encodings but
1454  // different names in MSR and MRS. Because of this, one of MRS and MSR is
1455  // going to get the wrong entry
1456  if (Val == AArch64SysReg::DBGDTRRX_EL0) {
1457  O << "DBGDTRRX_EL0";
1458  return;
1459  }
1460 
1461  // Horrible hack for two different registers having the same encoding.
1462  if (Val == AArch64SysReg::TRCEXTINSELR) {
1463  O << "TRCEXTINSELR";
1464  return;
1465  }
1466 
1468  if (Reg && Reg->Readable && Reg->haveFeatures(STI.getFeatureBits()))
1469  O << Reg->Name;
1470  else
1472 }
1473 
1475  const MCSubtargetInfo &STI,
1476  raw_ostream &O) {
1477  unsigned Val = MI->getOperand(OpNo).getImm();
1478 
1479  // Horrible hack for the one register that has identical encodings but
1480  // different names in MSR and MRS. Because of this, one of MRS and MSR is
1481  // going to get the wrong entry
1482  if (Val == AArch64SysReg::DBGDTRTX_EL0) {
1483  O << "DBGDTRTX_EL0";
1484  return;
1485  }
1486 
1487  // Horrible hack for two different registers having the same encoding.
1488  if (Val == AArch64SysReg::TRCEXTINSELR) {
1489  O << "TRCEXTINSELR";
1490  return;
1491  }
1492 
1494  if (Reg && Reg->Writeable && Reg->haveFeatures(STI.getFeatureBits()))
1495  O << Reg->Name;
1496  else
1498 }
1499 
1501  const MCSubtargetInfo &STI,
1502  raw_ostream &O) {
1503  unsigned Val = MI->getOperand(OpNo).getImm();
1504 
1505  auto PState = AArch64PState::lookupPStateByEncoding(Val);
1506  if (PState && PState->haveFeatures(STI.getFeatureBits()))
1507  O << PState->Name;
1508  else
1509  O << "#" << formatImm(Val);
1510 }
1511 
1513  const MCSubtargetInfo &STI,
1514  raw_ostream &O) {
1515  unsigned RawVal = MI->getOperand(OpNo).getImm();
1516  uint64_t Val = AArch64_AM::decodeAdvSIMDModImmType10(RawVal);
1517  O << format("#%#016llx", Val);
1518 }
1519 
1520 template<int64_t Angle, int64_t Remainder>
1522  const MCSubtargetInfo &STI,
1523  raw_ostream &O) {
1524  unsigned Val = MI->getOperand(OpNo).getImm();
1525  O << "#" << (Val * Angle) + Remainder;
1526 }
1527 
1528 void AArch64InstPrinter::printSVEPattern(const MCInst *MI, unsigned OpNum,
1529  const MCSubtargetInfo &STI,
1530  raw_ostream &O) {
1531  unsigned Val = MI->getOperand(OpNum).getImm();
1532  if (auto Pat = AArch64SVEPredPattern::lookupSVEPREDPATByEncoding(Val))
1533  O << Pat->Name;
1534  else
1535  O << '#' << formatImm(Val);
1536 }
1537 
1538 template <char suffix>
1539 void AArch64InstPrinter::printSVERegOp(const MCInst *MI, unsigned OpNum,
1540  const MCSubtargetInfo &STI,
1541  raw_ostream &O) {
1542  switch (suffix) {
1543  case 0:
1544  case 'b':
1545  case 'h':
1546  case 's':
1547  case 'd':
1548  case 'q':
1549  break;
1550  default: llvm_unreachable("Invalid kind specifier.");
1551  }
1552 
1553  unsigned Reg = MI->getOperand(OpNum).getReg();
1554  O << getRegisterName(Reg);
1555  if (suffix != 0)
1556  O << '.' << suffix;
1557 }
1558 
1559 template <typename T>
1561  std::make_unsigned_t<T> HexValue = Value;
1562 
1563  if (getPrintImmHex())
1564  O << '#' << formatHex((uint64_t)HexValue);
1565  else
1566  O << '#' << formatDec(Value);
1567 
1568  if (CommentStream) {
1569  // Do the opposite to that used for instruction operands.
1570  if (getPrintImmHex())
1571  *CommentStream << '=' << formatDec(HexValue) << '\n';
1572  else
1573  *CommentStream << '=' << formatHex((uint64_t)Value) << '\n';
1574  }
1575 }
1576 
1577 template <typename T>
1578 void AArch64InstPrinter::printImm8OptLsl(const MCInst *MI, unsigned OpNum,
1579  const MCSubtargetInfo &STI,
1580  raw_ostream &O) {
1581  unsigned UnscaledVal = MI->getOperand(OpNum).getImm();
1582  unsigned Shift = MI->getOperand(OpNum + 1).getImm();
1584  "Unexepected shift type!");
1585 
1586  // #0 lsl #8 is never pretty printed
1587  if ((UnscaledVal == 0) && (AArch64_AM::getShiftValue(Shift) != 0)) {
1588  O << '#' << formatImm(UnscaledVal);
1589  printShifter(MI, OpNum + 1, STI, O);
1590  return;
1591  }
1592 
1593  T Val;
1594  if (std::is_signed<T>())
1595  Val = (int8_t)UnscaledVal * (1 << AArch64_AM::getShiftValue(Shift));
1596  else
1597  Val = (uint8_t)UnscaledVal * (1 << AArch64_AM::getShiftValue(Shift));
1598 
1599  printImmSVE(Val, O);
1600 }
1601 
1602 template <typename T>
1604  const MCSubtargetInfo &STI,
1605  raw_ostream &O) {
1606  typedef std::make_signed_t<T> SignedT;
1607  typedef std::make_unsigned_t<T> UnsignedT;
1608 
1609  uint64_t Val = MI->getOperand(OpNum).getImm();
1610  UnsignedT PrintVal = AArch64_AM::decodeLogicalImmediate(Val, 64);
1611 
1612  // Prefer the default format for 16bit values, hex otherwise.
1613  if ((int16_t)PrintVal == (SignedT)PrintVal)
1614  printImmSVE((T)PrintVal, O);
1615  else if ((uint16_t)PrintVal == PrintVal)
1616  printImmSVE(PrintVal, O);
1617  else
1618  O << '#' << formatHex((uint64_t)PrintVal);
1619 }
1620 
1621 template <int Width>
1622 void AArch64InstPrinter::printZPRasFPR(const MCInst *MI, unsigned OpNum,
1623  const MCSubtargetInfo &STI,
1624  raw_ostream &O) {
1625  unsigned Base;
1626  switch (Width) {
1627  case 8: Base = AArch64::B0; break;
1628  case 16: Base = AArch64::H0; break;
1629  case 32: Base = AArch64::S0; break;
1630  case 64: Base = AArch64::D0; break;
1631  case 128: Base = AArch64::Q0; break;
1632  default:
1633  llvm_unreachable("Unsupported width");
1634  }
1635  unsigned Reg = MI->getOperand(OpNum).getReg();
1636  O << getRegisterName(Reg - AArch64::Z0 + Base);
1637 }
1638 
1639 template <unsigned ImmIs0, unsigned ImmIs1>
1640 void AArch64InstPrinter::printExactFPImm(const MCInst *MI, unsigned OpNum,
1641  const MCSubtargetInfo &STI,
1642  raw_ostream &O) {
1643  auto *Imm0Desc = AArch64ExactFPImm::lookupExactFPImmByEnum(ImmIs0);
1644  auto *Imm1Desc = AArch64ExactFPImm::lookupExactFPImmByEnum(ImmIs1);
1645  unsigned Val = MI->getOperand(OpNum).getImm();
1646  O << "#" << (Val ? Imm1Desc->Repr : Imm0Desc->Repr);
1647 }
1648 
1649 void AArch64InstPrinter::printGPR64as32(const MCInst *MI, unsigned OpNum,
1650  const MCSubtargetInfo &STI,
1651  raw_ostream &O) {
1652  unsigned Reg = MI->getOperand(OpNum).getReg();
1654 }
1655 
1656 void AArch64InstPrinter::printGPR64x8(const MCInst *MI, unsigned OpNum,
1657  const MCSubtargetInfo &STI,
1658  raw_ostream &O) {
1659  unsigned Reg = MI->getOperand(OpNum).getReg();
1660  O << getRegisterName(MRI.getSubReg(Reg, AArch64::x8sub_0));
1661 }
llvm::Check::Size
@ Size
Definition: FileCheck.h:73
i
i
Definition: README.txt:29
llvm::AArch64InstPrinter::printMRSSystemRegister
void printMRSSystemRegister(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1448
llvm::AArch64InstPrinter::printSysCROperand
void printSysCROperand(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:947
llvm::AArch64InstPrinter::printAlignedLabel
void printAlignedLabel(const MCInst *MI, uint64_t Address, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1359
llvm::MCInstPrinter::formatDec
format_object< int64_t > formatDec(int64_t Value) const
Utility functions to print decimal/hexadecimal values.
Definition: MCInstPrinter.cpp:193
llvm::AArch64InstPrinter::printSImm
void printSImm(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:913
LdStNInstrDesc::Mnemonic
const char * Mnemonic
Definition: AArch64InstPrinter.cpp:357
llvm::AArch64_AM::getArithShiftValue
static unsigned getArithShiftValue(unsigned Imm)
getArithShiftValue - get the arithmetic shift value.
Definition: AArch64AddressingModes.h:118
MI
IRTranslator LLVM IR MI
Definition: IRTranslator.cpp:102
MathExtras.h
llvm::AArch64InstPrinter::printSystemPStateField
void printSystemPStateField(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1500
llvm
Definition: AllocatorList.h:23
llvm::MCAsmInfo::getCommentString
StringRef getCommentString() const
Definition: MCAsmInfo.h:631
Reg
unsigned Reg
Definition: MachineSink.cpp:1566
llvm::AArch64InstPrinter::printZPRasFPR
void printZPRasFPR(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1622
llvm::AArch64_AM::getFPImmFloat
static float getFPImmFloat(unsigned Imm)
Definition: AArch64AddressingModes.h:343
llvm::AArch64InstPrinter::printImplicitlyTypedVectorList
void printImplicitlyTypedVectorList(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Print a list of vector registers where the type suffix is implicit (i.e.
Definition: AArch64InstPrinter.cpp:1333
llvm::AArch64_AM::LSL
@ LSL
Definition: AArch64AddressingModes.h:34
llvm::AArch64InstPrinter::printSIMDType10Operand
void printSIMDType10Operand(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1512
llvm::AArch64InstPrinter::printSVEPattern
void printSVEPattern(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1528
llvm::MCInstPrinter::PrintAliases
bool PrintAliases
True if we prefer aliases (e.g. nop) to raw mnemonics.
Definition: MCInstPrinter.h:58
StringRef.h
llvm::MCRegisterInfo::getMatchingSuperReg
MCRegister getMatchingSuperReg(MCRegister Reg, unsigned SubIdx, const MCRegisterClass *RC) const
Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.
Definition: MCRegisterInfo.cpp:24
llvm::MCAsmInfo
This class is intended to be used as a base class for asm properties and features specific to the tar...
Definition: MCAsmInfo.h:56
llvm::AArch64TLBI::TLBI
Definition: AArch64BaseInfo.h:568
ErrorHandling.h
llvm::AArch64AppleInstPrinter::printInst
void printInst(const MCInst *MI, uint64_t Address, StringRef Annot, const MCSubtargetInfo &STI, raw_ostream &O) override
Print the specified MCInst to the specified raw_ostream.
Definition: AArch64InstPrinter.cpp:716
llvm::AArch64_AM::isMOVZMovAlias
static bool isMOVZMovAlias(uint64_t Value, int Shift, int RegWidth)
Definition: AArch64AddressingModes.h:817
llvm::AArch64InstPrinter::printArithExtend
void printArithExtend(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1012
llvm::AArch64InstPrinter::getRegisterName
static const char * getRegisterName(unsigned RegNo, unsigned AltIdx=AArch64::NoRegAltName)
AArch64BaseInfo.h
LdStNInstrDesc::HasLane
bool HasLane
Definition: AArch64InstPrinter.cpp:360
Shift
bool Shift
Definition: README.txt:468
llvm::AArch64PRCTX::PRCTX
Definition: AArch64BaseInfo.h:576
T
#define T
Definition: Mips16ISelLowering.cpp:341
llvm::MCRegisterClass::contains
bool contains(MCRegister Reg) const
contains - Return true if the specified register is included in this register class.
Definition: MCRegisterInfo.h:68
Offset
uint64_t Offset
Definition: ELFObjHandler.cpp:81
llvm::AArch64SysReg::SysReg
Definition: AArch64BaseInfo.h:545
STLExtras.h
llvm::MCInst
Instances of this class represent a single low-level machine instruction.
Definition: MCInst.h:184
Format.h
llvm::MCInstPrinter::PrintBranchImmAsAddress
bool PrintBranchImmAsAddress
If true, a branch immediate (e.g.
Definition: MCInstPrinter.h:69
llvm::MCRegisterInfo::getSubReg
MCRegister getSubReg(MCRegister Reg, unsigned Idx) const
Returns the physical register number of sub-register "Index" for physical register RegNo.
Definition: MCRegisterInfo.cpp:32
llvm::AArch64InstPrinter::printPrefetchOp
void printPrefetchOp(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1132
llvm::AArch64InstPrinter::printAddSubImm
void printAddSubImm(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:955
llvm::AArch64InstPrinter::printImm8OptLsl
void printImm8OptLsl(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1578
llvm::MCRegisterClass
MCRegisterClass - Base class of TargetRegisterClass.
Definition: MCRegisterInfo.h:31
llvm::AArch64InstPrinter::printShifter
void printShifter(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:986
LdStNInstrDesc::Opcode
unsigned Opcode
Definition: AArch64InstPrinter.cpp:356
llvm::MCInstPrinter::MRI
const MCRegisterInfo & MRI
Definition: MCInstPrinter.h:51
llvm::MCRegisterInfo::getRegClass
const MCRegisterClass & getRegClass(unsigned i) const
Returns the register class associated with the enumeration value.
Definition: MCRegisterInfo.h:543
llvm::AArch64InstPrinter::printGPR64as32
void printGPR64as32(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1649
llvm::AArch64_AM::isMOVNMovAlias
static bool isMOVNMovAlias(uint64_t Value, int Shift, int RegWidth)
Definition: AArch64AddressingModes.h:828
llvm::MCOperand::getImm
int64_t getImm() const
Definition: MCInst.h:80
llvm::AArch64InstPrinter::printBarriernXSOption
void printBarriernXSOption(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1432
llvm::AArch64InstPrinter::printMemExtend
void printMemExtend(const MCInst *MI, unsigned OpNum, raw_ostream &O, char SrcRegKind, unsigned Width)
Definition: AArch64InstPrinter.cpp:1053
MCInst.h
llvm::AArch64InstPrinter::printAliasInstr
virtual bool printAliasInstr(const MCInst *MI, uint64_t Address, const MCSubtargetInfo &STI, raw_ostream &O)
llvm::Log2_32
unsigned Log2_32(uint32_t Value)
Return the floor log base 2 of the specified value, -1 if the value is zero.
Definition: MathExtras.h:596
llvm::AArch64InstPrinter::printCondCode
void printCondCode(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1079
MCSubtargetInfo.h
llvm::AArch64InstPrinter::printUImm12Offset
void printUImm12Offset(const MCInst *MI, unsigned OpNum, unsigned Scale, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1106
llvm::MCSubtargetInfo::getFeatureBits
const FeatureBitset & getFeatureBits() const
Definition: MCSubtargetInfo.h:111
llvm::AArch64DC::DC
Definition: AArch64BaseInfo.h:374
llvm::AArch64IC::IC
Definition: AArch64BaseInfo.h:382
llvm::raw_ostream
This class implements an extremely fast bulk output stream that can only output to a stream.
Definition: raw_ostream.h:50
llvm::AArch64InstPrinter::printFPImmOperand
void printFPImmOperand(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1171
llvm::MCInstPrinter::CommentStream
raw_ostream * CommentStream
A stream that comments can be emitted to if desired.
Definition: MCInstPrinter.h:48
llvm::MCOI::BranchTarget
@ BranchTarget
Definition: MCInstrDesc.h:52
llvm::AArch64_AM::getShiftValue
static unsigned getShiftValue(unsigned Imm)
getShiftValue - Extract the shift value.
Definition: AArch64AddressingModes.h:85
llvm::AArch64CC::getCondCodeName
static const char * getCondCodeName(CondCode Code)
Definition: AArch64BaseInfo.h:262
llvm::array_lengthof
constexpr size_t array_lengthof(T(&)[N])
Find the length of an array.
Definition: STLExtras.h:1325
llvm::MCInstPrinter::printAnnotation
void printAnnotation(raw_ostream &OS, StringRef Annot)
Utility function for printing annotations.
Definition: MCInstPrinter.cpp:49
llvm::AArch64InstPrinter::printExtendedRegister
void printExtendedRegister(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1005
llvm::AArch64InstPrinter::AArch64InstPrinter
AArch64InstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI)
Definition: AArch64InstPrinter.cpp:44
llvm::AArch64_AM::getArithExtendType
static AArch64_AM::ShiftExtendType getArithExtendType(unsigned Imm)
Definition: AArch64AddressingModes.h:138
llvm::Pass::print
virtual void print(raw_ostream &OS, const Module *M) const
print - Print out the internal state of the pass.
Definition: Pass.cpp:125
llvm::AArch64AppleInstPrinter::getRegisterName
static const char * getRegisterName(unsigned RegNo, unsigned AltIdx=AArch64::NoRegAltName)
llvm::AArch64InstPrinter::printRegName
void printRegName(raw_ostream &OS, unsigned RegNo) const override
Print the assembler register name.
Definition: AArch64InstPrinter.cpp:62
llvm::MCConstantExpr
Definition: MCExpr.h:144
AArch64AddressingModes.h
llvm::AArch64InstPrinter::printComplexRotationOp
void printComplexRotationOp(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1521
llvm::AArch64InstPrinter::printSVELogicalImm
void printSVELogicalImm(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1603
llvm::AArch64_AM::decodeLogicalImmediate
static uint64_t decodeLogicalImmediate(uint64_t val, unsigned regSize)
decodeLogicalImmediate - Decode a logical immediate value in the form "N:immr:imms" (where the immr a...
Definition: AArch64AddressingModes.h:293
llvm::AArch64InstPrinter::printAMNoIndex
void printAMNoIndex(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1093
llvm::AArch64InstPrinter::printBarrierOption
void printBarrierOption(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1409
llvm::AArch64_AM::getShiftExtendName
static const char * getShiftExtendName(AArch64_AM::ShiftExtendType ST)
getShiftName - Get the string encoding for the shift type.
Definition: AArch64AddressingModes.h:52
llvm::RISCVFenceField::O
@ O
Definition: RISCVBaseInfo.h:179
LdStNInstrDesc::NaturalOffset
int NaturalOffset
Definition: AArch64InstPrinter.cpp:361
llvm::AArch64InstPrinter::printPSBHintOp
void printPSBHintOp(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1149
llvm::MCOperand::isImm
bool isImm() const
Definition: MCInst.h:62
llvm::AArch64InstPrinter::printAMIndexedWB
void printAMIndexedWB(const MCInst *MI, unsigned OpNum, unsigned Scale, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1117
llvm::AArch64InstPrinter::printTypedVectorList
void printTypedVectorList(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1341
llvm::AArch64AT::AT
Definition: AArch64BaseInfo.h:350
llvm::AArch64InstPrinter::printOperand
void printOperand(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:883
LdStNInstrDesc::ListOperand
int ListOperand
Definition: AArch64InstPrinter.cpp:359
llvm::MCInstPrinter
This is an instance of a target assembly language printer that converts an MCInst to valid target ass...
Definition: MCInstPrinter.h:43
llvm::AArch64InstPrinter::printVectorList
void printVectorList(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O, StringRef LayoutSuffix)
Definition: AArch64InstPrinter.cpp:1279
llvm::AArch64AppleInstPrinter::AArch64AppleInstPrinter
AArch64AppleInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI)
Definition: AArch64InstPrinter.cpp:49
getNextVectorRegister
static unsigned getNextVectorRegister(unsigned Reg, unsigned Stride=1)
Definition: AArch64InstPrinter.cpp:1182
llvm::SysAlias::Name
const char * Name
Definition: AArch64BaseInfo.h:318
StringExtras.h
llvm::MCInstPrinter::getPrintImmHex
bool getPrintImmHex() const
Definition: MCInstPrinter.h:121
llvm::AArch64InstPrinter::printSysAlias
bool printSysAlias(const MCInst *MI, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:770
llvm::MCInstPrinter::formatHex
format_object< int64_t > formatHex(int64_t Value) const
Definition: MCInstPrinter.cpp:197
MCRegisterInfo.h
llvm::HighlightColor::Address
@ Address
llvm::AArch64InstPrinter::printAdrpLabel
void printAdrpLabel(const MCInst *MI, uint64_t Address, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1388
assert
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
llvm::AArch64InstPrinter::printRegWithShiftExtend
void printRegWithShiftExtend(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1062
llvm::AArch64InstPrinter::printImmSVE
void printImmSVE(T Value, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1560
llvm::AArch64InstPrinter::printSVERegOp
void printSVERegOp(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1539
llvm::AArch64InstPrinter::printPostIncOperand
void printPostIncOperand(const MCInst *MI, unsigned OpNo, unsigned Imm, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:925
llvm::AArch64InstPrinter::printImm
void printImm(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:898
llvm::MCInstPrinter::formatImm
format_object< int64_t > formatImm(int64_t Value) const
Utility function to print immediates in decimal or hex.
Definition: MCInstPrinter.h:134
llvm::size
auto size(R &&Range, std::enable_if_t< std::is_base_of< std::random_access_iterator_tag, typename std::iterator_traits< decltype(Range.begin())>::iterator_category >::value, void > *=nullptr)
Get the size of a range.
Definition: STLExtras.h:1463
llvm::AArch64InstPrinter::printLogicalImm
void printLogicalImm(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:978
llvm::AArch64InstPrinter::printShiftedRegister
void printShiftedRegister(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:998
MCAsmInfo.h
llvm::atomicBarrierDroppedOnZero
static bool atomicBarrierDroppedOnZero(unsigned Opcode)
Definition: AArch64BaseInfo.h:188
AArch64InstPrinter.h
llvm::AArch64InstPrinter
Definition: AArch64InstPrinter.h:23
llvm::StringRef
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:58
llvm_unreachable
#define llvm_unreachable(msg)
Marks that the current location is not supposed to be reachable.
Definition: ErrorHandling.h:136
LdStNInstrDesc::Layout
const char * Layout
Definition: AArch64InstPrinter.cpp:358
DC
static ManagedStatic< DebugCounter > DC
Definition: DebugCounter.cpp:55
llvm::format
format_object< Ts... > format(const char *Fmt, const Ts &... Vals)
These are helper functions used to produce formatted output.
Definition: Format.h:124
llvm::AArch64InstPrinter::printVRegOperand
void printVRegOperand(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:938
llvm::MCRegisterInfo
MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...
Definition: MCRegisterInfo.h:135
llvm::SignExtend64
constexpr int64_t SignExtend64(uint64_t x)
Sign-extend the number in the bottom B bits of X to a 64-bit integer.
Definition: MathExtras.h:777
MRI
unsigned const MachineRegisterInfo * MRI
Definition: AArch64AdvSIMDScalarPass.cpp:105
llvm::AArch64InstPrinter::printInverseCondCode
void printInverseCondCode(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1086
llvm::AArch64_AM::ShiftExtendType
ShiftExtendType
Definition: AArch64AddressingModes.h:32
llvm::AArch64_AM::UXTX
@ UXTX
Definition: AArch64AddressingModes.h:43
llvm::MCInstrInfo
Interface to description of machine instruction set.
Definition: MCInstrInfo.h:25
llvm::AArch64SysReg::lookupSysRegByEncoding
const SysReg * lookupSysRegByEncoding(uint16_t)
llvm::GraphProgram::Name
Name
Definition: GraphWriter.h:52
llvm::AArch64InstPrinter::printMSRSystemRegister
void printMSRSystemRegister(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1474
uint16_t
llvm::SysAliasReg::NeedsReg
bool NeedsReg
Definition: AArch64BaseInfo.h:334
isTblTbxInstruction
static bool isTblTbxInstruction(unsigned Opcode, StringRef &Layout, bool &IsTbx)
Definition: AArch64InstPrinter.cpp:319
llvm::AArch64_AM::isAnyMOVWMovAlias
static bool isAnyMOVWMovAlias(uint64_t Value, int RegWidth)
Definition: AArch64AddressingModes.h:840
llvm::AArch64SysReg::genericRegisterString
std::string genericRegisterString(uint32_t Bits)
Definition: AArch64BaseInfo.cpp:154
llvm::AMDGPU::SendMsg::Op
Op
Definition: SIDefines.h:314
llvm::AArch64InstPrinter::printExactFPImm
void printExactFPImm(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1640
llvm::AArch64_AM::decodeAdvSIMDModImmType10
static uint64_t decodeAdvSIMDModImmType10(uint8_t Imm)
Definition: AArch64AddressingModes.h:641
Casting.h
llvm::BitWidth
constexpr unsigned BitWidth
Definition: BitmaskEnum.h:147
llvm::MCOperand::getExpr
const MCExpr * getExpr() const
Definition: MCInst.h:114
llvm::TargetStackID::Value
Value
Definition: TargetFrameLowering.h:27
printMemExtendImpl
static void printMemExtendImpl(bool SignExtend, bool DoShift, unsigned Width, char SrcRegKind, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1039
llvm::AArch64InstPrinter::printVectorIndex
void printVectorIndex(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1353
transform
instcombine should handle this transform
Definition: README.txt:262
llvm::AArch64CC::getInvertedCondCode
static CondCode getInvertedCondCode(CondCode Code)
Definition: AArch64BaseInfo.h:284
llvm::AArch64InstPrinter::printImmScale
void printImmScale(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1100
llvm::AArch64_AM::getShiftType
static AArch64_AM::ShiftExtendType getShiftType(unsigned Imm)
getShiftType - Extract the shift type.
Definition: AArch64AddressingModes.h:73
llvm::AArch64_AM::UXTW
@ UXTW
Definition: AArch64AddressingModes.h:42
llvm::MCOperand::isExpr
bool isExpr() const
Definition: MCInst.h:65
LdStNInstrDesc
Definition: AArch64InstPrinter.cpp:355
llvm::AMDGPU::Hwreg::Width
Width
Definition: SIDefines.h:403
llvm::AArch64InstPrinter::printInst
void printInst(const MCInst *MI, uint64_t Address, StringRef Annot, const MCSubtargetInfo &STI, raw_ostream &O) override
Print the specified MCInst to the specified raw_ostream.
Definition: AArch64InstPrinter.cpp:67
llvm::AArch64InstPrinter::printInstruction
virtual void printInstruction(const MCInst *MI, uint64_t Address, const MCSubtargetInfo &STI, raw_ostream &O)
llvm::MCInstPrinter::MAI
const MCAsmInfo & MAI
Definition: MCInstPrinter.h:49
llvm::MCExpr::print
void print(raw_ostream &OS, const MCAsmInfo *MAI, bool InParens=false) const
Definition: MCExpr.cpp:42
llvm::MCOperand::getDFPImm
uint64_t getDFPImm() const
Definition: MCInst.h:100
llvm::getWRegFromXReg
static unsigned getWRegFromXReg(unsigned Reg)
Definition: AArch64BaseInfo.h:29
LdStNInstInfo
static const LdStNInstrDesc LdStNInstInfo[]
Definition: AArch64InstPrinter.cpp:364
getLdStNInstrDesc
static const LdStNInstrDesc * getLdStNInstrDesc(unsigned Opcode)
Definition: AArch64InstPrinter.cpp:707
shift
http eax xorl edx cl sete al setne dl sall eax sall edx But that requires good bit subreg support this might be better It s an extra shift
Definition: README.txt:30
llvm::AArch64InstPrinter::applyTargetSpecificCLOption
bool applyTargetSpecificCLOption(StringRef Opt) override
Customize the printer according to a command line option.
Definition: AArch64InstPrinter.cpp:54
llvm::SysAlias::haveFeatures
bool haveFeatures(FeatureBitset ActiveFeatures) const
Definition: AArch64BaseInfo.h:326
llvm::MipsISD::Ins
@ Ins
Definition: MipsISelLowering.h:157
llvm::AArch64CC::CondCode
CondCode
Definition: AArch64BaseInfo.h:235
llvm::AArch64InstPrinter::printGPRSeqPairsClassOperand
void printGPRSeqPairsClassOperand(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1263
llvm::MCOperand
Instances of this class represent operands of the MCInst class.
Definition: MCInst.h:36
llvm::AArch64InstPrinter::printBTIHintOp
void printBTIHintOp(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1160
raw_ostream.h
llvm::AArch64InstPrinter::printGPR64x8
void printGPR64x8(const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:1656
llvm::AArch64InstPrinter::printImmHex
void printImmHex(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI, raw_ostream &O)
Definition: AArch64InstPrinter.cpp:905
MCExpr.h
llvm::MCSubtargetInfo
Generic base class for all target subtargets.
Definition: MCSubtargetInfo.h:75
llvm::Value
LLVM Value Representation.
Definition: Value.h:75
llvm::MCOperand::isDFPImm
bool isDFPImm() const
Definition: MCInst.h:64
llvm::sampleprof::Base
@ Base
Definition: Discriminator.h:58
llvm::MCOperand::getReg
unsigned getReg() const
Returns the register number.
Definition: MCInst.h:69