LLVM 23.0.0git
X86MCTargetDesc.cpp
Go to the documentation of this file.
1//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9// This file provides X86 specific target descriptions.
10//
11//===----------------------------------------------------------------------===//
12
13#include "X86MCTargetDesc.h"
14#include "TargetInfo/X86TargetInfo.h"
15#include "X86ATTInstPrinter.h"
16#include "X86BaseInfo.h"
17#include "X86IntelInstPrinter.h"
18#include "X86MCAsmInfo.h"
19#include "X86MCLFIRewriter.h"
20#include "X86TargetStreamer.h"
21#include "llvm-c/Visibility.h"
22#include "llvm/ADT/APInt.h"
23#include "llvm/DebugInfo/CodeView/CodeView.h"
24#include "llvm/MC/MCDwarf.h"
25#include "llvm/MC/MCInstrAnalysis.h"
26#include "llvm/MC/MCInstrInfo.h"
27#include "llvm/MC/MCRegisterInfo.h"
28#include "llvm/MC/MCStreamer.h"
29#include "llvm/MC/MCSubtargetInfo.h"
30#include "llvm/MC/TargetRegistry.h"
31#include "llvm/Support/ErrorHandling.h"
32#include "llvm/TargetParser/Host.h"
33#include "llvm/TargetParser/Triple.h"
34
35using namespace llvm;
36
37#define GET_REGINFO_MC_DESC
38#include "X86GenRegisterInfo.inc"
39
40#define GET_INSTRINFO_MC_DESC
41#define GET_INSTRINFO_MC_HELPERS
42#define ENABLE_INSTR_PREDICATE_VERIFIER
43#include "X86GenInstrInfo.inc"
44
45#define GET_SUBTARGETINFO_MC_DESC
46#include "X86GenSubtargetInfo.inc"
47
48std::string X86_MC::ParseX86Triple(const Triple &TT) {
49 std::string FS;
50 // SSE2 should default to enabled in 64-bit mode, but can be turned off
51 // explicitly.
52 if (TT.isX86_64())
53 FS = "+64bit-mode,-32bit-mode,-16bit-mode,+sse2";
54 else if (TT.getEnvironment() != Triple::CODE16)
55 FS = "-64bit-mode,+32bit-mode,-16bit-mode";
56 else
57 FS = "-64bit-mode,-32bit-mode,+16bit-mode";
58
59 if (TT.isX32())
60 FS += ",+x32";
61
62 return FS;
63}
64
65unsigned X86_MC::getDwarfRegFlavour(const Triple &TT, bool isEH) {
66 if (TT.isX86_64())
67 return DWARFFlavour::X86_64;
68
69 if (TT.isOSDarwin())
70 return isEH ? DWARFFlavour::X86_32_DarwinEH : DWARFFlavour::X86_32_Generic;
71 if (TT.isOSCygMing())
72 // Unsupported by now, just quick fallback
73 return DWARFFlavour::X86_32_Generic;
74 return DWARFFlavour::X86_32_Generic;
75}
76
77bool X86_MC::hasLockPrefix(const MCInst &MI) {
78 return MI.getFlags() & X86::IP_HAS_LOCK;
79}
80
81static bool isMemOperand(const MCInst &MI, unsigned Op, unsigned RegClassID) {
82 const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);
83 const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);
84 const MCRegisterClass &RC = getX86MCRegisterClass(RegClassID);
85
86 return (Base.isReg() && Base.getReg() && RC.contains(Base.getReg())) ||
87 (Index.isReg() && Index.getReg() && RC.contains(Index.getReg()));
88}
89
90bool X86_MC::is16BitMemOperand(const MCInst &MI, unsigned Op,
91 const MCSubtargetInfo &STI) {
92 const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);
93 const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);
94
95 if (STI.hasFeature(X86::Is16Bit) && Base.isReg() && !Base.getReg() &&
96 Index.isReg() && !Index.getReg())
97 return true;
98 return isMemOperand(MI, Op, X86::GR16RegClassID);
99}
100
101bool X86_MC::is32BitMemOperand(const MCInst &MI, unsigned Op) {
102 const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);
103 const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);
104 if (Base.isReg() && Base.getReg() == X86::EIP) {
105 assert(Index.isReg() && !Index.getReg() && "Invalid eip-based address");
106 return true;
107 }
108 if (Index.isReg() && Index.getReg() == X86::EIZ)
109 return true;
110 return isMemOperand(MI, Op, X86::GR32RegClassID);
111}
112
113#ifndef NDEBUG
114bool X86_MC::is64BitMemOperand(const MCInst &MI, unsigned Op) {
115 return isMemOperand(MI, Op, X86::GR64RegClassID);
116}
117#endif
118
119bool X86_MC::needsAddressSizeOverride(const MCInst &MI,
120 const MCSubtargetInfo &STI,
121 int MemoryOperand, uint64_t TSFlags) {
122 uint64_t AdSize = TSFlags & X86II::AdSizeMask;
123 bool Is16BitMode = STI.hasFeature(X86::Is16Bit);
124 bool Is32BitMode = STI.hasFeature(X86::Is32Bit);
125 bool Is64BitMode = STI.hasFeature(X86::Is64Bit);
126 if ((Is16BitMode && AdSize == X86II::AdSize32) ||
127 (Is32BitMode && AdSize == X86II::AdSize16) ||
128 (Is64BitMode && AdSize == X86II::AdSize32))
129 return true;
130 uint64_t Form = TSFlags & X86II::FormMask;
131 switch (Form) {
132 default:
133 break;
134 case X86II::RawFrmDstSrc: {
135 MCRegister siReg = MI.getOperand(1).getReg();
136 assert(((siReg == X86::SI && MI.getOperand(0).getReg() == X86::DI) ||
137 (siReg == X86::ESI && MI.getOperand(0).getReg() == X86::EDI) ||
138 (siReg == X86::RSI && MI.getOperand(0).getReg() == X86::RDI)) &&
139 "SI and DI register sizes do not match");
140 return (!Is32BitMode && siReg == X86::ESI) ||
141 (Is32BitMode && siReg == X86::SI);
142 }
143 case X86II::RawFrmSrc: {
144 MCRegister siReg = MI.getOperand(0).getReg();
145 return (!Is32BitMode && siReg == X86::ESI) ||
146 (Is32BitMode && siReg == X86::SI);
147 }
148 case X86II::RawFrmDst: {
149 MCRegister siReg = MI.getOperand(0).getReg();
150 return (!Is32BitMode && siReg == X86::EDI) ||
151 (Is32BitMode && siReg == X86::DI);
152 }
153 }
154
155 // Determine where the memory operand starts, if present.
156 if (MemoryOperand < 0)
157 return false;
158
159 if (STI.hasFeature(X86::Is64Bit)) {
160 assert(!is16BitMemOperand(MI, MemoryOperand, STI));
161 return is32BitMemOperand(MI, MemoryOperand);
162 }
163 if (STI.hasFeature(X86::Is32Bit)) {
164 assert(!is64BitMemOperand(MI, MemoryOperand));
165 return is16BitMemOperand(MI, MemoryOperand, STI);
166 }
167 assert(STI.hasFeature(X86::Is16Bit));
168 assert(!is64BitMemOperand(MI, MemoryOperand));
169 return !is16BitMemOperand(MI, MemoryOperand, STI);
170}
171
172void X86_MC::initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI) {
173 // FIXME: TableGen these.
174 for (unsigned Reg = X86::NoRegister + 1; Reg < X86::NUM_TARGET_REGS; ++Reg) {
175 unsigned SEH = MRI->getEncodingValue(Reg);
176 MRI->mapLLVMRegToSEHReg(Reg, SEH);
177 }
178
179 // Mapping from CodeView to MC register id.
180 static const struct {
181 codeview::RegisterId CVReg;
182 MCPhysReg Reg;
183 } RegMap[] = {
184 {codeview::RegisterId::AL, X86::AL},
185 {codeview::RegisterId::CL, X86::CL},
186 {codeview::RegisterId::DL, X86::DL},
187 {codeview::RegisterId::BL, X86::BL},
188 {codeview::RegisterId::AH, X86::AH},
189 {codeview::RegisterId::CH, X86::CH},
190 {codeview::RegisterId::DH, X86::DH},
191 {codeview::RegisterId::BH, X86::BH},
192 {codeview::RegisterId::AX, X86::AX},
193 {codeview::RegisterId::CX, X86::CX},
194 {codeview::RegisterId::DX, X86::DX},
195 {codeview::RegisterId::BX, X86::BX},
196 {codeview::RegisterId::SP, X86::SP},
197 {codeview::RegisterId::BP, X86::BP},
198 {codeview::RegisterId::SI, X86::SI},
199 {codeview::RegisterId::DI, X86::DI},
200 {codeview::RegisterId::EAX, X86::EAX},
201 {codeview::RegisterId::ECX, X86::ECX},
202 {codeview::RegisterId::EDX, X86::EDX},
203 {codeview::RegisterId::EBX, X86::EBX},
204 {codeview::RegisterId::ESP, X86::ESP},
205 {codeview::RegisterId::EBP, X86::EBP},
206 {codeview::RegisterId::ESI, X86::ESI},
207 {codeview::RegisterId::EDI, X86::EDI},
208
209 {codeview::RegisterId::EFLAGS, X86::EFLAGS},
210
211 {codeview::RegisterId::ST0, X86::ST0},
212 {codeview::RegisterId::ST1, X86::ST1},
213 {codeview::RegisterId::ST2, X86::ST2},
214 {codeview::RegisterId::ST3, X86::ST3},
215 {codeview::RegisterId::ST4, X86::ST4},
216 {codeview::RegisterId::ST5, X86::ST5},
217 {codeview::RegisterId::ST6, X86::ST6},
218 {codeview::RegisterId::ST7, X86::ST7},
219
220 {codeview::RegisterId::ST0, X86::FP0},
221 {codeview::RegisterId::ST1, X86::FP1},
222 {codeview::RegisterId::ST2, X86::FP2},
223 {codeview::RegisterId::ST3, X86::FP3},
224 {codeview::RegisterId::ST4, X86::FP4},
225 {codeview::RegisterId::ST5, X86::FP5},
226 {codeview::RegisterId::ST6, X86::FP6},
227 {codeview::RegisterId::ST7, X86::FP7},
228
229 {codeview::RegisterId::MM0, X86::MM0},
230 {codeview::RegisterId::MM1, X86::MM1},
231 {codeview::RegisterId::MM2, X86::MM2},
232 {codeview::RegisterId::MM3, X86::MM3},
233 {codeview::RegisterId::MM4, X86::MM4},
234 {codeview::RegisterId::MM5, X86::MM5},
235 {codeview::RegisterId::MM6, X86::MM6},
236 {codeview::RegisterId::MM7, X86::MM7},
237
238 {codeview::RegisterId::XMM0, X86::XMM0},
239 {codeview::RegisterId::XMM1, X86::XMM1},
240 {codeview::RegisterId::XMM2, X86::XMM2},
241 {codeview::RegisterId::XMM3, X86::XMM3},
242 {codeview::RegisterId::XMM4, X86::XMM4},
243 {codeview::RegisterId::XMM5, X86::XMM5},
244 {codeview::RegisterId::XMM6, X86::XMM6},
245 {codeview::RegisterId::XMM7, X86::XMM7},
246
247 {codeview::RegisterId::XMM8, X86::XMM8},
248 {codeview::RegisterId::XMM9, X86::XMM9},
249 {codeview::RegisterId::XMM10, X86::XMM10},
250 {codeview::RegisterId::XMM11, X86::XMM11},
251 {codeview::RegisterId::XMM12, X86::XMM12},
252 {codeview::RegisterId::XMM13, X86::XMM13},
253 {codeview::RegisterId::XMM14, X86::XMM14},
254 {codeview::RegisterId::XMM15, X86::XMM15},
255
256 {codeview::RegisterId::SIL, X86::SIL},
257 {codeview::RegisterId::DIL, X86::DIL},
258 {codeview::RegisterId::BPL, X86::BPL},
259 {codeview::RegisterId::SPL, X86::SPL},
260 {codeview::RegisterId::RAX, X86::RAX},
261 {codeview::RegisterId::RBX, X86::RBX},
262 {codeview::RegisterId::RCX, X86::RCX},
263 {codeview::RegisterId::RDX, X86::RDX},
264 {codeview::RegisterId::RSI, X86::RSI},
265 {codeview::RegisterId::RDI, X86::RDI},
266 {codeview::RegisterId::RBP, X86::RBP},
267 {codeview::RegisterId::RSP, X86::RSP},
268 {codeview::RegisterId::R8, X86::R8},
269 {codeview::RegisterId::R9, X86::R9},
270 {codeview::RegisterId::R10, X86::R10},
271 {codeview::RegisterId::R11, X86::R11},
272 {codeview::RegisterId::R12, X86::R12},
273 {codeview::RegisterId::R13, X86::R13},
274 {codeview::RegisterId::R14, X86::R14},
275 {codeview::RegisterId::R15, X86::R15},
276 {codeview::RegisterId::R16, X86::R16},
277 {codeview::RegisterId::R17, X86::R17},
278 {codeview::RegisterId::R18, X86::R18},
279 {codeview::RegisterId::R19, X86::R19},
280 {codeview::RegisterId::R20, X86::R20},
281 {codeview::RegisterId::R21, X86::R21},
282 {codeview::RegisterId::R22, X86::R22},
283 {codeview::RegisterId::R23, X86::R23},
284 {codeview::RegisterId::R24, X86::R24},
285 {codeview::RegisterId::R25, X86::R25},
286 {codeview::RegisterId::R26, X86::R26},
287 {codeview::RegisterId::R27, X86::R27},
288 {codeview::RegisterId::R28, X86::R28},
289 {codeview::RegisterId::R29, X86::R29},
290 {codeview::RegisterId::R30, X86::R30},
291 {codeview::RegisterId::R31, X86::R31},
292 {codeview::RegisterId::R8B, X86::R8B},
293 {codeview::RegisterId::R9B, X86::R9B},
294 {codeview::RegisterId::R10B, X86::R10B},
295 {codeview::RegisterId::R11B, X86::R11B},
296 {codeview::RegisterId::R12B, X86::R12B},
297 {codeview::RegisterId::R13B, X86::R13B},
298 {codeview::RegisterId::R14B, X86::R14B},
299 {codeview::RegisterId::R15B, X86::R15B},
300 {codeview::RegisterId::R16B, X86::R16B},
301 {codeview::RegisterId::R17B, X86::R17B},
302 {codeview::RegisterId::R18B, X86::R18B},
303 {codeview::RegisterId::R19B, X86::R19B},
304 {codeview::RegisterId::R20B, X86::R20B},
305 {codeview::RegisterId::R21B, X86::R21B},
306 {codeview::RegisterId::R22B, X86::R22B},
307 {codeview::RegisterId::R23B, X86::R23B},
308 {codeview::RegisterId::R24B, X86::R24B},
309 {codeview::RegisterId::R25B, X86::R25B},
310 {codeview::RegisterId::R26B, X86::R26B},
311 {codeview::RegisterId::R27B, X86::R27B},
312 {codeview::RegisterId::R28B, X86::R28B},
313 {codeview::RegisterId::R29B, X86::R29B},
314 {codeview::RegisterId::R30B, X86::R30B},
315 {codeview::RegisterId::R31B, X86::R31B},
316 {codeview::RegisterId::R8W, X86::R8W},
317 {codeview::RegisterId::R9W, X86::R9W},
318 {codeview::RegisterId::R10W, X86::R10W},
319 {codeview::RegisterId::R11W, X86::R11W},
320 {codeview::RegisterId::R12W, X86::R12W},
321 {codeview::RegisterId::R13W, X86::R13W},
322 {codeview::RegisterId::R14W, X86::R14W},
323 {codeview::RegisterId::R15W, X86::R15W},
324 {codeview::RegisterId::R16W, X86::R16W},
325 {codeview::RegisterId::R17W, X86::R17W},
326 {codeview::RegisterId::R18W, X86::R18W},
327 {codeview::RegisterId::R19W, X86::R19W},
328 {codeview::RegisterId::R20W, X86::R20W},
329 {codeview::RegisterId::R21W, X86::R21W},
330 {codeview::RegisterId::R22W, X86::R22W},
331 {codeview::RegisterId::R23W, X86::R23W},
332 {codeview::RegisterId::R24W, X86::R24W},
333 {codeview::RegisterId::R25W, X86::R25W},
334 {codeview::RegisterId::R26W, X86::R26W},
335 {codeview::RegisterId::R27W, X86::R27W},
336 {codeview::RegisterId::R28W, X86::R28W},
337 {codeview::RegisterId::R29W, X86::R29W},
338 {codeview::RegisterId::R30W, X86::R30W},
339 {codeview::RegisterId::R31W, X86::R31W},
340 {codeview::RegisterId::R8D, X86::R8D},
341 {codeview::RegisterId::R9D, X86::R9D},
342 {codeview::RegisterId::R10D, X86::R10D},
343 {codeview::RegisterId::R11D, X86::R11D},
344 {codeview::RegisterId::R12D, X86::R12D},
345 {codeview::RegisterId::R13D, X86::R13D},
346 {codeview::RegisterId::R14D, X86::R14D},
347 {codeview::RegisterId::R15D, X86::R15D},
348 {codeview::RegisterId::R16D, X86::R16D},
349 {codeview::RegisterId::R17D, X86::R17D},
350 {codeview::RegisterId::R18D, X86::R18D},
351 {codeview::RegisterId::R19D, X86::R19D},
352 {codeview::RegisterId::R20D, X86::R20D},
353 {codeview::RegisterId::R21D, X86::R21D},
354 {codeview::RegisterId::R22D, X86::R22D},
355 {codeview::RegisterId::R23D, X86::R23D},
356 {codeview::RegisterId::R24D, X86::R24D},
357 {codeview::RegisterId::R25D, X86::R25D},
358 {codeview::RegisterId::R26D, X86::R26D},
359 {codeview::RegisterId::R27D, X86::R27D},
360 {codeview::RegisterId::R28D, X86::R28D},
361 {codeview::RegisterId::R29D, X86::R29D},
362 {codeview::RegisterId::R30D, X86::R30D},
363 {codeview::RegisterId::R31D, X86::R31D},
364 {codeview::RegisterId::AMD64_YMM0, X86::YMM0},
365 {codeview::RegisterId::AMD64_YMM1, X86::YMM1},
366 {codeview::RegisterId::AMD64_YMM2, X86::YMM2},
367 {codeview::RegisterId::AMD64_YMM3, X86::YMM3},
368 {codeview::RegisterId::AMD64_YMM4, X86::YMM4},
369 {codeview::RegisterId::AMD64_YMM5, X86::YMM5},
370 {codeview::RegisterId::AMD64_YMM6, X86::YMM6},
371 {codeview::RegisterId::AMD64_YMM7, X86::YMM7},
372 {codeview::RegisterId::AMD64_YMM8, X86::YMM8},
373 {codeview::RegisterId::AMD64_YMM9, X86::YMM9},
374 {codeview::RegisterId::AMD64_YMM10, X86::YMM10},
375 {codeview::RegisterId::AMD64_YMM11, X86::YMM11},
376 {codeview::RegisterId::AMD64_YMM12, X86::YMM12},
377 {codeview::RegisterId::AMD64_YMM13, X86::YMM13},
378 {codeview::RegisterId::AMD64_YMM14, X86::YMM14},
379 {codeview::RegisterId::AMD64_YMM15, X86::YMM15},
380 {codeview::RegisterId::AMD64_YMM16, X86::YMM16},
381 {codeview::RegisterId::AMD64_YMM17, X86::YMM17},
382 {codeview::RegisterId::AMD64_YMM18, X86::YMM18},
383 {codeview::RegisterId::AMD64_YMM19, X86::YMM19},
384 {codeview::RegisterId::AMD64_YMM20, X86::YMM20},
385 {codeview::RegisterId::AMD64_YMM21, X86::YMM21},
386 {codeview::RegisterId::AMD64_YMM22, X86::YMM22},
387 {codeview::RegisterId::AMD64_YMM23, X86::YMM23},
388 {codeview::RegisterId::AMD64_YMM24, X86::YMM24},
389 {codeview::RegisterId::AMD64_YMM25, X86::YMM25},
390 {codeview::RegisterId::AMD64_YMM26, X86::YMM26},
391 {codeview::RegisterId::AMD64_YMM27, X86::YMM27},
392 {codeview::RegisterId::AMD64_YMM28, X86::YMM28},
393 {codeview::RegisterId::AMD64_YMM29, X86::YMM29},
394 {codeview::RegisterId::AMD64_YMM30, X86::YMM30},
395 {codeview::RegisterId::AMD64_YMM31, X86::YMM31},
396 {codeview::RegisterId::AMD64_ZMM0, X86::ZMM0},
397 {codeview::RegisterId::AMD64_ZMM1, X86::ZMM1},
398 {codeview::RegisterId::AMD64_ZMM2, X86::ZMM2},
399 {codeview::RegisterId::AMD64_ZMM3, X86::ZMM3},
400 {codeview::RegisterId::AMD64_ZMM4, X86::ZMM4},
401 {codeview::RegisterId::AMD64_ZMM5, X86::ZMM5},
402 {codeview::RegisterId::AMD64_ZMM6, X86::ZMM6},
403 {codeview::RegisterId::AMD64_ZMM7, X86::ZMM7},
404 {codeview::RegisterId::AMD64_ZMM8, X86::ZMM8},
405 {codeview::RegisterId::AMD64_ZMM9, X86::ZMM9},
406 {codeview::RegisterId::AMD64_ZMM10, X86::ZMM10},
407 {codeview::RegisterId::AMD64_ZMM11, X86::ZMM11},
408 {codeview::RegisterId::AMD64_ZMM12, X86::ZMM12},
409 {codeview::RegisterId::AMD64_ZMM13, X86::ZMM13},
410 {codeview::RegisterId::AMD64_ZMM14, X86::ZMM14},
411 {codeview::RegisterId::AMD64_ZMM15, X86::ZMM15},
412 {codeview::RegisterId::AMD64_ZMM16, X86::ZMM16},
413 {codeview::RegisterId::AMD64_ZMM17, X86::ZMM17},
414 {codeview::RegisterId::AMD64_ZMM18, X86::ZMM18},
415 {codeview::RegisterId::AMD64_ZMM19, X86::ZMM19},
416 {codeview::RegisterId::AMD64_ZMM20, X86::ZMM20},
417 {codeview::RegisterId::AMD64_ZMM21, X86::ZMM21},
418 {codeview::RegisterId::AMD64_ZMM22, X86::ZMM22},
419 {codeview::RegisterId::AMD64_ZMM23, X86::ZMM23},
420 {codeview::RegisterId::AMD64_ZMM24, X86::ZMM24},
421 {codeview::RegisterId::AMD64_ZMM25, X86::ZMM25},
422 {codeview::RegisterId::AMD64_ZMM26, X86::ZMM26},
423 {codeview::RegisterId::AMD64_ZMM27, X86::ZMM27},
424 {codeview::RegisterId::AMD64_ZMM28, X86::ZMM28},
425 {codeview::RegisterId::AMD64_ZMM29, X86::ZMM29},
426 {codeview::RegisterId::AMD64_ZMM30, X86::ZMM30},
427 {codeview::RegisterId::AMD64_ZMM31, X86::ZMM31},
428 {codeview::RegisterId::AMD64_K0, X86::K0},
429 {codeview::RegisterId::AMD64_K1, X86::K1},
430 {codeview::RegisterId::AMD64_K2, X86::K2},
431 {codeview::RegisterId::AMD64_K3, X86::K3},
432 {codeview::RegisterId::AMD64_K4, X86::K4},
433 {codeview::RegisterId::AMD64_K5, X86::K5},
434 {codeview::RegisterId::AMD64_K6, X86::K6},
435 {codeview::RegisterId::AMD64_K7, X86::K7},
436 {codeview::RegisterId::AMD64_XMM16, X86::XMM16},
437 {codeview::RegisterId::AMD64_XMM17, X86::XMM17},
438 {codeview::RegisterId::AMD64_XMM18, X86::XMM18},
439 {codeview::RegisterId::AMD64_XMM19, X86::XMM19},
440 {codeview::RegisterId::AMD64_XMM20, X86::XMM20},
441 {codeview::RegisterId::AMD64_XMM21, X86::XMM21},
442 {codeview::RegisterId::AMD64_XMM22, X86::XMM22},
443 {codeview::RegisterId::AMD64_XMM23, X86::XMM23},
444 {codeview::RegisterId::AMD64_XMM24, X86::XMM24},
445 {codeview::RegisterId::AMD64_XMM25, X86::XMM25},
446 {codeview::RegisterId::AMD64_XMM26, X86::XMM26},
447 {codeview::RegisterId::AMD64_XMM27, X86::XMM27},
448 {codeview::RegisterId::AMD64_XMM28, X86::XMM28},
449 {codeview::RegisterId::AMD64_XMM29, X86::XMM29},
450 {codeview::RegisterId::AMD64_XMM30, X86::XMM30},
451 {codeview::RegisterId::AMD64_XMM31, X86::XMM31},
452
453 };
454 for (const auto &I : RegMap)
455 MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));
456}
457
458MCSubtargetInfo *X86_MC::createX86MCSubtargetInfo(const Triple &TT,
459 StringRef CPU, StringRef FS) {
460 std::string ArchFS = X86_MC::ParseX86Triple(TT);
461 assert(!ArchFS.empty() && "Failed to parse X86 triple");
462 if (!FS.empty())
463 ArchFS = (Twine(ArchFS) + "," + FS).str();
464
465 if (CPU.empty())
466 CPU = "generic";
467
468 return createX86MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, ArchFS);
469}
470
471static MCInstrInfo *createX86MCInstrInfo() {
472 MCInstrInfo *X = new MCInstrInfo();
473 InitX86MCInstrInfo(X);
474 return X;
475}
476
477static MCRegisterInfo *createX86MCRegisterInfo(const Triple &TT) {
478 unsigned RA = TT.isX86_64() ? X86::RIP // Should have dwarf #16.
479 : X86::EIP; // Should have dwarf #8.
480
481 MCRegisterInfo *X = new MCRegisterInfo();
482 InitX86MCRegisterInfo(X, RA, X86_MC::getDwarfRegFlavour(TT, false),
483 X86_MC::getDwarfRegFlavour(TT, true), RA);
484 X86_MC::initLLVMToSEHAndCVRegMapping(X);
485 return X;
486}
487
488static void populateReservedIdentifiers(MCAsmInfo &MAI,
489 const MCRegisterInfo &MRI) {
490 auto &Set = MAI.getReservedIdentifiers();
491 // Register names: `call rsi` is misassembled as an indirect call. Use the
492 // Intel printer's table directly — it's the lowercase asm name in stable
493 // storage. MRI::getName() returns the uppercase enum name and would need
494 // an extra .lower() heap allocation per entry.
495 for (unsigned i = 1, e = MRI.getNumRegs(); i < e; ++i)
496 if (const char *Name = X86IntelInstPrinter::getRegisterName(i))
497 if (Name[0])
498 Set.insert(CachedHashStringRef(Name));
499 // Keywords that GAS Intel syntax misparses as constants, modifiers, or
500 // pseudo-registers instead of symbol references (e.g., `call byte` calls
501 // address 1, not symbol "byte"; `call flat` errors out).
502 for (StringRef KW : {"byte", "word", "dword", "fword", "qword", "mmword",
503 "tbyte", "oword", "xmmword", "ymmword", "zmmword",
504 "offset", "flat", "near", "far", "short"})
505 Set.insert(CachedHashStringRef(KW));
506 // Operator keywords parsed by GAS/X86AsmParser in Intel mode.
507 for (StringRef KW : {"and", "eq", "ge", "gt", "le", "lt", "mod", "ne", "not",
508 "or", "shl", "shr", "xor"})
509 Set.insert(CachedHashStringRef(KW));
510}
511
512static MCAsmInfo *createX86MCAsmInfo(const MCRegisterInfo &MRI,
513 const Triple &TheTriple,
514 const MCTargetOptions &Options) {
515 bool is64Bit = TheTriple.isX86_64();
516
517 MCAsmInfo *MAI;
518 if (TheTriple.isOSBinFormatMachO()) {
519 if (is64Bit)
520 MAI = new X86_64MCAsmInfoDarwin(TheTriple, Options);
521 else
522 MAI = new X86MCAsmInfoDarwin(TheTriple, Options);
523 } else if (TheTriple.isOSBinFormatELF()) {
524 // Force the use of an ELF container.
525 MAI = new X86ELFMCAsmInfo(TheTriple, Options);
526 } else if (TheTriple.isWindowsMSVCEnvironment() ||
527 TheTriple.isWindowsCoreCLREnvironment() || TheTriple.isUEFI()) {
528 if (Options.getAssemblyLanguage().equals_insensitive("masm"))
529 MAI = new X86MCAsmInfoMicrosoftMASM(TheTriple, Options);
530 else
531 MAI = new X86MCAsmInfoMicrosoft(TheTriple, Options);
532 } else if (TheTriple.isOSCygMing() ||
533 TheTriple.isWindowsItaniumEnvironment()) {
534 MAI = new X86MCAsmInfoGNUCOFF(TheTriple, Options);
535 } else {
536 // The default is ELF.
537 MAI = new X86ELFMCAsmInfo(TheTriple, Options);
538 }
539 populateReservedIdentifiers(*MAI, MRI);
540
541 // Initialize initial frame state.
542 // Calculate amount of bytes used for return address storing
543 int stackGrowth = is64Bit ? -8 : -4;
544
545 // Initial state of the frame pointer is esp+stackGrowth.
546 unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP;
547 MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(
548 nullptr, MRI.getDwarfRegNum(StackPtr, true), -stackGrowth);
549 MAI->addInitialFrameState(Inst);
550
551 // Add return address to move list
552 unsigned InstPtr = is64Bit ? X86::RIP : X86::EIP;
553 MCCFIInstruction Inst2 = MCCFIInstruction::createOffset(
554 nullptr, MRI.getDwarfRegNum(InstPtr, true), stackGrowth);
555 MAI->addInitialFrameState(Inst2);
556
557 return MAI;
558}
559
560static MCInstPrinter *createX86MCInstPrinter(const Triple &T,
561 unsigned SyntaxVariant,
562 const MCAsmInfo &MAI,
563 const MCInstrInfo &MII,
564 const MCRegisterInfo &MRI) {
565 if (SyntaxVariant == 0)
566 return new X86ATTInstPrinter(MAI, MII, MRI);
567 if (SyntaxVariant == 1)
568 return new X86IntelInstPrinter(MAI, MII, MRI);
569 return nullptr;
570}
571
572static MCRelocationInfo *createX86MCRelocationInfo(const Triple &TheTriple,
573 MCContext &Ctx) {
574 // Default to the stock relocation info.
575 return llvm::createMCRelocationInfo(TheTriple, Ctx);
576}
577
578namespace llvm {
579namespace X86_MC {
580
581class X86MCInstrAnalysis : public MCInstrAnalysis {
582 X86MCInstrAnalysis(const X86MCInstrAnalysis &) = delete;
583 X86MCInstrAnalysis &operator=(const X86MCInstrAnalysis &) = delete;
584 ~X86MCInstrAnalysis() override = default;
585
586public:
587 X86MCInstrAnalysis(const MCInstrInfo *MCII) : MCInstrAnalysis(MCII) {}
588
589#define GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS
590#include "X86GenSubtargetInfo.inc"
591
592 bool clearsSuperRegisters(const MCRegisterInfo &MRI, const MCInst &Inst,
593 APInt &Mask) const override;
594 std::vector<std::pair<uint64_t, uint64_t>>
595 findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,
596 const MCSubtargetInfo &STI) const override;
597
598 bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,
599 uint64_t &Target) const override;
600 std::optional<uint64_t>
601 evaluateMemoryOperandAddress(const MCInst &Inst, const MCSubtargetInfo *STI,
602 uint64_t Addr, uint64_t Size) const override;
603 std::optional<uint64_t>
604 getMemoryOperandRelocationOffset(const MCInst &Inst,
605 uint64_t Size) const override;
606};
607
608#define GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS
609#include "X86GenSubtargetInfo.inc"
610
611bool X86MCInstrAnalysis::clearsSuperRegisters(const MCRegisterInfo &MRI,
612 const MCInst &Inst,
613 APInt &Mask) const {
614 const MCInstrDesc &Desc = Info->get(Inst.getOpcode());
615 unsigned NumDefs = Desc.getNumDefs();
616 unsigned NumImplicitDefs = Desc.implicit_defs().size();
617 assert(Mask.getBitWidth() == NumDefs + NumImplicitDefs &&
618 "Unexpected number of bits in the mask!");
619
620 bool HasVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::VEX;
621 bool HasEVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::EVEX;
622 bool HasXOP = (Desc.TSFlags & X86II::EncodingMask) == X86II::XOP;
623
624 const MCRegisterClass &GR32RC = MRI.getRegClass(X86::GR32RegClassID);
625 const MCRegisterClass &VR128XRC = MRI.getRegClass(X86::VR128XRegClassID);
626 const MCRegisterClass &VR256XRC = MRI.getRegClass(X86::VR256XRegClassID);
627
628 auto ClearsSuperReg = [&](MCRegister RegID) {
629 // On X86-64, a general purpose integer register is viewed as a 64-bit
630 // register internal to the processor.
631 // An update to the lower 32 bits of a 64 bit integer register is
632 // architecturally defined to zero extend the upper 32 bits.
633 if (GR32RC.contains(RegID))
634 return true;
635
636 // Early exit if this instruction has no vex/evex/xop prefix.
637 if (!HasEVEX && !HasVEX && !HasXOP)
638 return false;
639
640 // All VEX and EVEX encoded instructions are defined to zero the high bits
641 // of the destination register up to VLMAX (i.e. the maximum vector register
642 // width pertaining to the instruction).
643 // We assume the same behavior for XOP instructions too.
644 return VR128XRC.contains(RegID) || VR256XRC.contains(RegID);
645 };
646
647 Mask.clearAllBits();
648 for (unsigned I = 0, E = NumDefs; I < E; ++I) {
649 const MCOperand &Op = Inst.getOperand(I);
650 if (ClearsSuperReg(Op.getReg()))
651 Mask.setBit(I);
652 }
653
654 for (unsigned I = 0, E = NumImplicitDefs; I < E; ++I) {
655 const MCPhysReg Reg = Desc.implicit_defs()[I];
656 if (ClearsSuperReg(Reg))
657 Mask.setBit(NumDefs + I);
658 }
659
660 return Mask.getBoolValue();
661}
662
663static std::vector<std::pair<uint64_t, uint64_t>>
664findX86PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {
665 // Do a lightweight parsing of PLT entries.
666 std::vector<std::pair<uint64_t, uint64_t>> Result;
667 for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {
668 // Recognize a jmp.
669 if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0xa3) {
670 // The jmp instruction at the beginning of each PLT entry jumps to the
671 // address of the base of the .got.plt section plus the immediate.
672 // Set the 1 << 32 bit to let ELFObjectFileBase::getPltEntries convert the
673 // offset to an address. Imm may be a negative int32_t if the GOT entry is
674 // in .got.
675 uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);
676 Result.emplace_back(PltSectionVA + Byte, Imm | (uint64_t(1) << 32));
677 Byte += 6;
678 } else if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {
679 // The jmp instruction at the beginning of each PLT entry jumps to the
680 // immediate.
681 uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);
682 Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));
683 Byte += 6;
684 } else
685 Byte++;
686 }
687 return Result;
688}
689
690static std::vector<std::pair<uint64_t, uint64_t>>
691findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {
692 // Do a lightweight parsing of PLT entries.
693 std::vector<std::pair<uint64_t, uint64_t>> Result;
694 for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {
695 // Recognize a jmp.
696 if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {
697 // The jmp instruction at the beginning of each PLT entry jumps to the
698 // address of the next instruction plus the immediate.
699 uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);
700 Result.push_back(
701 std::make_pair(PltSectionVA + Byte, PltSectionVA + Byte + 6 + Imm));
702 Byte += 6;
703 } else
704 Byte++;
705 }
706 return Result;
707}
708
709std::vector<std::pair<uint64_t, uint64_t>>
710X86MCInstrAnalysis::findPltEntries(uint64_t PltSectionVA,
711 ArrayRef<uint8_t> PltContents,
712 const MCSubtargetInfo &STI) const {
713 const Triple &TargetTriple = STI.getTargetTriple();
714 switch (TargetTriple.getArch()) {
715 case Triple::x86:
716 return findX86PltEntries(PltSectionVA, PltContents);
717 case Triple::x86_64:
718 return findX86_64PltEntries(PltSectionVA, PltContents);
719 default:
720 return {};
721 }
722}
723
724bool X86MCInstrAnalysis::evaluateBranch(const MCInst &Inst, uint64_t Addr,
725 uint64_t Size, uint64_t &Target) const {
726 if (Inst.getNumOperands() == 0 ||
727 Info->get(Inst.getOpcode()).operands()[0].OperandType !=
728 MCOI::OPERAND_PCREL)
729 return false;
730 Target = Addr + Size + Inst.getOperand(0).getImm();
731 return true;
732}
733
734std::optional<uint64_t> X86MCInstrAnalysis::evaluateMemoryOperandAddress(
735 const MCInst &Inst, const MCSubtargetInfo *STI, uint64_t Addr,
736 uint64_t Size) const {
737 const MCInstrDesc &MCID = Info->get(Inst.getOpcode());
738 int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);
739 if (MemOpStart == -1)
740 return std::nullopt;
741 MemOpStart += X86II::getOperandBias(MCID);
742
743 const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);
744 const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);
745 const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);
746 const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);
747 const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);
748 if (SegReg.getReg() || IndexReg.getReg() || ScaleAmt.getImm() != 1 ||
749 !Disp.isImm())
750 return std::nullopt;
751
752 // RIP-relative addressing.
753 if (BaseReg.getReg() == X86::RIP)
754 return Addr + Size + Disp.getImm();
755
756 return std::nullopt;
757}
758
759std::optional<uint64_t>
760X86MCInstrAnalysis::getMemoryOperandRelocationOffset(const MCInst &Inst,
761 uint64_t Size) const {
762 if (Inst.getOpcode() != X86::LEA64r)
763 return std::nullopt;
764 const MCInstrDesc &MCID = Info->get(Inst.getOpcode());
765 int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);
766 if (MemOpStart == -1)
767 return std::nullopt;
768 MemOpStart += X86II::getOperandBias(MCID);
769 const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);
770 const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);
771 const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);
772 const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);
773 const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);
774 // Must be a simple rip-relative address.
775 if (BaseReg.getReg() != X86::RIP || SegReg.getReg() || IndexReg.getReg() ||
776 ScaleAmt.getImm() != 1 || !Disp.isImm())
777 return std::nullopt;
778 // rip-relative ModR/M immediate is 32 bits.
779 assert(Size > 4 && "invalid instruction size for rip-relative lea");
780 return Size - 4;
781}
782
783} // end of namespace X86_MC
784
785} // end of namespace llvm
786
787static MCInstrAnalysis *createX86MCInstrAnalysis(const MCInstrInfo *Info) {
788 return new X86_MC::X86MCInstrAnalysis(Info);
789}
790
791static MCLFIRewriter *
792createX86MCLFIRewriter(MCContext &Ctx,
793 std::unique_ptr<MCRegisterInfo> &&RegInfo,
794 std::unique_ptr<MCInstrInfo> &&InstInfo) {
795 return new X86::X86MCLFIRewriter(Ctx, std::move(RegInfo),
796 std::move(InstInfo));
797}
798
799// Force static initialization.
800extern "C" LLVM_C_ABI void LLVMInitializeX86TargetMC() {
801 for (Target *T : {&getTheX86_32Target(), &getTheX86_64Target()}) {
802 // Register the MC asm info.
803 RegisterMCAsmInfoFn X(*T, createX86MCAsmInfo);
804
805 // Register the MC instruction info.
806 TargetRegistry::RegisterMCInstrInfo(*T, createX86MCInstrInfo);
807
808 // Register the MC register info.
809 TargetRegistry::RegisterMCRegInfo(*T, createX86MCRegisterInfo);
810
811 // Register the MC subtarget info.
812 TargetRegistry::RegisterMCSubtargetInfo(*T,
813 X86_MC::createX86MCSubtargetInfo);
814
815 // Register the MC instruction analyzer.
816 TargetRegistry::RegisterMCInstrAnalysis(*T, createX86MCInstrAnalysis);
817
818 // Register the code emitter.
819 TargetRegistry::RegisterMCCodeEmitter(*T, createX86MCCodeEmitter);
820
821 // Register the LFI rewriter.
822 TargetRegistry::RegisterMCLFIRewriter(*T, createX86MCLFIRewriter);
823
824 // Register the obj target streamer.
825 TargetRegistry::RegisterObjectTargetStreamer(*T,
826 createX86ObjectTargetStreamer);
827
828 // Register the asm target streamer.
829 TargetRegistry::RegisterAsmTargetStreamer(*T, createX86AsmTargetStreamer);
830
831 // Register the null streamer.
832 TargetRegistry::RegisterNullTargetStreamer(*T, createX86NullTargetStreamer);
833
834 TargetRegistry::RegisterCOFFStreamer(*T, createX86WinCOFFStreamer);
835 TargetRegistry::RegisterELFStreamer(*T, createX86ELFStreamer);
836
837 // Register the MCInstPrinter.
838 TargetRegistry::RegisterMCInstPrinter(*T, createX86MCInstPrinter);
839
840 // Register the MC relocation info.
841 TargetRegistry::RegisterMCRelocationInfo(*T, createX86MCRelocationInfo);
842 }
843
844 // Register the asm backend.
845 TargetRegistry::RegisterMCAsmBackend(getTheX86_32Target(),
846 createX86_32AsmBackend);
847 TargetRegistry::RegisterMCAsmBackend(getTheX86_64Target(),
848 createX86_64AsmBackend);
849}
850
851MCRegister llvm::getX86SubSuperRegister(MCRegister Reg, unsigned Size,
852 bool High) {
853#define DEFAULT_NOREG \
854 default: \
855 return X86::NoRegister;
856#define SUB_SUPER(R1, R2, R3, R4, R) \
857 case X86::R1: \
858 case X86::R2: \
859 case X86::R3: \
860 case X86::R4: \
861 return X86::R;
862#define A_SUB_SUPER(R) \
863 case X86::AH: \
864 SUB_SUPER(AL, AX, EAX, RAX, R)
865#define D_SUB_SUPER(R) \
866 case X86::DH: \
867 SUB_SUPER(DL, DX, EDX, RDX, R)
868#define C_SUB_SUPER(R) \
869 case X86::CH: \
870 SUB_SUPER(CL, CX, ECX, RCX, R)
871#define B_SUB_SUPER(R) \
872 case X86::BH: \
873 SUB_SUPER(BL, BX, EBX, RBX, R)
874#define SI_SUB_SUPER(R) SUB_SUPER(SIL, SI, ESI, RSI, R)
875#define DI_SUB_SUPER(R) SUB_SUPER(DIL, DI, EDI, RDI, R)
876#define BP_SUB_SUPER(R) SUB_SUPER(BPL, BP, EBP, RBP, R)
877#define SP_SUB_SUPER(R) SUB_SUPER(SPL, SP, ESP, RSP, R)
878#define NO_SUB_SUPER(NO, REG) \
879 SUB_SUPER(R##NO##B, R##NO##W, R##NO##D, R##NO, REG)
880#define NO_SUB_SUPER_B(NO) NO_SUB_SUPER(NO, R##NO##B)
881#define NO_SUB_SUPER_W(NO) NO_SUB_SUPER(NO, R##NO##W)
882#define NO_SUB_SUPER_D(NO) NO_SUB_SUPER(NO, R##NO##D)
883#define NO_SUB_SUPER_Q(NO) NO_SUB_SUPER(NO, R##NO)
884 switch (Size) {
885 default:
886 llvm_unreachable("illegal register size");
887 case 8:
888 if (High) {
889 switch (Reg.id()) {
890 DEFAULT_NOREG
891 A_SUB_SUPER(AH)
892 D_SUB_SUPER(DH)
893 C_SUB_SUPER(CH)
894 B_SUB_SUPER(BH)
895 }
896 } else {
897 switch (Reg.id()) {
898 DEFAULT_NOREG
899 A_SUB_SUPER(AL)
900 D_SUB_SUPER(DL)
901 C_SUB_SUPER(CL)
902 B_SUB_SUPER(BL)
903 SI_SUB_SUPER(SIL)
904 DI_SUB_SUPER(DIL)
905 BP_SUB_SUPER(BPL)
906 SP_SUB_SUPER(SPL)
907 NO_SUB_SUPER_B(8)
908 NO_SUB_SUPER_B(9)
909 NO_SUB_SUPER_B(10)
910 NO_SUB_SUPER_B(11)
911 NO_SUB_SUPER_B(12)
912 NO_SUB_SUPER_B(13)
913 NO_SUB_SUPER_B(14)
914 NO_SUB_SUPER_B(15)
915 NO_SUB_SUPER_B(16)
916 NO_SUB_SUPER_B(17)
917 NO_SUB_SUPER_B(18)
918 NO_SUB_SUPER_B(19)
919 NO_SUB_SUPER_B(20)
920 NO_SUB_SUPER_B(21)
921 NO_SUB_SUPER_B(22)
922 NO_SUB_SUPER_B(23)
923 NO_SUB_SUPER_B(24)
924 NO_SUB_SUPER_B(25)
925 NO_SUB_SUPER_B(26)
926 NO_SUB_SUPER_B(27)
927 NO_SUB_SUPER_B(28)
928 NO_SUB_SUPER_B(29)
929 NO_SUB_SUPER_B(30)
930 NO_SUB_SUPER_B(31)
931 }
932 }
933 case 16:
934 switch (Reg.id()) {
935 DEFAULT_NOREG
936 A_SUB_SUPER(AX)
937 D_SUB_SUPER(DX)
938 C_SUB_SUPER(CX)
939 B_SUB_SUPER(BX)
940 SI_SUB_SUPER(SI)
941 DI_SUB_SUPER(DI)
942 BP_SUB_SUPER(BP)
943 SP_SUB_SUPER(SP)
944 NO_SUB_SUPER_W(8)
945 NO_SUB_SUPER_W(9)
946 NO_SUB_SUPER_W(10)
947 NO_SUB_SUPER_W(11)
948 NO_SUB_SUPER_W(12)
949 NO_SUB_SUPER_W(13)
950 NO_SUB_SUPER_W(14)
951 NO_SUB_SUPER_W(15)
952 NO_SUB_SUPER_W(16)
953 NO_SUB_SUPER_W(17)
954 NO_SUB_SUPER_W(18)
955 NO_SUB_SUPER_W(19)
956 NO_SUB_SUPER_W(20)
957 NO_SUB_SUPER_W(21)
958 NO_SUB_SUPER_W(22)
959 NO_SUB_SUPER_W(23)
960 NO_SUB_SUPER_W(24)
961 NO_SUB_SUPER_W(25)
962 NO_SUB_SUPER_W(26)
963 NO_SUB_SUPER_W(27)
964 NO_SUB_SUPER_W(28)
965 NO_SUB_SUPER_W(29)
966 NO_SUB_SUPER_W(30)
967 NO_SUB_SUPER_W(31)
968 }
969 case 32:
970 switch (Reg.id()) {
971 DEFAULT_NOREG
972 A_SUB_SUPER(EAX)
973 D_SUB_SUPER(EDX)
974 C_SUB_SUPER(ECX)
975 B_SUB_SUPER(EBX)
976 SI_SUB_SUPER(ESI)
977 DI_SUB_SUPER(EDI)
978 BP_SUB_SUPER(EBP)
979 SP_SUB_SUPER(ESP)
980 NO_SUB_SUPER_D(8)
981 NO_SUB_SUPER_D(9)
982 NO_SUB_SUPER_D(10)
983 NO_SUB_SUPER_D(11)
984 NO_SUB_SUPER_D(12)
985 NO_SUB_SUPER_D(13)
986 NO_SUB_SUPER_D(14)
987 NO_SUB_SUPER_D(15)
988 NO_SUB_SUPER_D(16)
989 NO_SUB_SUPER_D(17)
990 NO_SUB_SUPER_D(18)
991 NO_SUB_SUPER_D(19)
992 NO_SUB_SUPER_D(20)
993 NO_SUB_SUPER_D(21)
994 NO_SUB_SUPER_D(22)
995 NO_SUB_SUPER_D(23)
996 NO_SUB_SUPER_D(24)
997 NO_SUB_SUPER_D(25)
998 NO_SUB_SUPER_D(26)
999 NO_SUB_SUPER_D(27)
1000 NO_SUB_SUPER_D(28)
1001 NO_SUB_SUPER_D(29)
1002 NO_SUB_SUPER_D(30)
1003 NO_SUB_SUPER_D(31)
1004 }
1005 case 64:
1006 switch (Reg.id()) {
1007 DEFAULT_NOREG
1008 A_SUB_SUPER(RAX)
1009 D_SUB_SUPER(RDX)
1010 C_SUB_SUPER(RCX)
1011 B_SUB_SUPER(RBX)
1012 SI_SUB_SUPER(RSI)
1013 DI_SUB_SUPER(RDI)
1014 BP_SUB_SUPER(RBP)
1015 SP_SUB_SUPER(RSP)
1016 NO_SUB_SUPER_Q(8)
1017 NO_SUB_SUPER_Q(9)
1018 NO_SUB_SUPER_Q(10)
1019 NO_SUB_SUPER_Q(11)
1020 NO_SUB_SUPER_Q(12)
1021 NO_SUB_SUPER_Q(13)
1022 NO_SUB_SUPER_Q(14)
1023 NO_SUB_SUPER_Q(15)
1024 NO_SUB_SUPER_Q(16)
1025 NO_SUB_SUPER_Q(17)
1026 NO_SUB_SUPER_Q(18)
1027 NO_SUB_SUPER_Q(19)
1028 NO_SUB_SUPER_Q(20)
1029 NO_SUB_SUPER_Q(21)
1030 NO_SUB_SUPER_Q(22)
1031 NO_SUB_SUPER_Q(23)
1032 NO_SUB_SUPER_Q(24)
1033 NO_SUB_SUPER_Q(25)
1034 NO_SUB_SUPER_Q(26)
1035 NO_SUB_SUPER_Q(27)
1036 NO_SUB_SUPER_Q(28)
1037 NO_SUB_SUPER_Q(29)
1038 NO_SUB_SUPER_Q(30)
1039 NO_SUB_SUPER_Q(31)
1040 }
1041 }
1042}
assert
assert(UImm &&(UImm !=~static_cast< T >(0)) &&"Invalid immediate!")
APInt.h
This file implements a class to represent arbitrary precision integral constant values and operations...
RDI
ReachingDefInfo & RDI
Definition ARMLowOverheadLoops.cpp:527
DL
MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL
Definition ARMSLSHardening.cpp:73
X
#define X(NUM, ENUM, NAME)
Definition ELF.h:856
MI
IRTranslator LLVM IR MI
Definition IRTranslator.cpp:110
Options
static LVOptions Options
Definition LVOptions.cpp:25
I
#define I(x, y, z)
Definition MD5.cpp:57
T
#define T
Definition Mips16ISelLowering.cpp:282
High
uint64_t High
Definition NVVMIntrRange.cpp:46
CH
#define CH(x, y, z)
Definition SHA256.cpp:34
RA
SI optimize exec mask operations pre RA
Definition SIOptimizeExecMaskingPreRA.cpp:78
LLVM_C_ABI
#define LLVM_C_ABI
LLVM_C_ABI is the export/visibility macro used to mark symbols declared in llvm-c as exported when bu...
Definition Visibility.h:40
is64Bit
static bool is64Bit(const char *name)
Definition X86Disassembler.cpp:1067
NO_SUB_SUPER_W
#define NO_SUB_SUPER_W(NO)
NO_SUB_SUPER_Q
#define NO_SUB_SUPER_Q(NO)
createX86MCRelocationInfo
static MCRelocationInfo * createX86MCRelocationInfo(const Triple &TheTriple, MCContext &Ctx)
Definition X86MCTargetDesc.cpp:572
createX86MCInstrInfo
static MCInstrInfo * createX86MCInstrInfo()
Definition X86MCTargetDesc.cpp:471
C_SUB_SUPER
#define C_SUB_SUPER(R)
NO_SUB_SUPER_D
#define NO_SUB_SUPER_D(NO)
DEFAULT_NOREG
#define DEFAULT_NOREG
createX86MCRegisterInfo
static MCRegisterInfo * createX86MCRegisterInfo(const Triple &TT)
Definition X86MCTargetDesc.cpp:477
SP_SUB_SUPER
#define SP_SUB_SUPER(R)
populateReservedIdentifiers
static void populateReservedIdentifiers(MCAsmInfo &MAI, const MCRegisterInfo &MRI)
Definition X86MCTargetDesc.cpp:488
createX86MCInstPrinter
static MCInstPrinter * createX86MCInstPrinter(const Triple &T, unsigned SyntaxVariant, const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI)
Definition X86MCTargetDesc.cpp:560
createX86MCInstrAnalysis
static MCInstrAnalysis * createX86MCInstrAnalysis(const MCInstrInfo *Info)
Definition X86MCTargetDesc.cpp:787
createX86MCLFIRewriter
static MCLFIRewriter * createX86MCLFIRewriter(MCContext &Ctx, std::unique_ptr< MCRegisterInfo > &&RegInfo, std::unique_ptr< MCInstrInfo > &&InstInfo)
Definition X86MCTargetDesc.cpp:792
SI_SUB_SUPER
#define SI_SUB_SUPER(R)
BP_SUB_SUPER
#define BP_SUB_SUPER(R)
B_SUB_SUPER
#define B_SUB_SUPER(R)
LLVMInitializeX86TargetMC
LLVM_C_ABI void LLVMInitializeX86TargetMC()
Definition X86MCTargetDesc.cpp:800
DI_SUB_SUPER
#define DI_SUB_SUPER(R)
NO_SUB_SUPER_B
#define NO_SUB_SUPER_B(NO)
A_SUB_SUPER
#define A_SUB_SUPER(R)
D_SUB_SUPER
#define D_SUB_SUPER(R)
createX86MCAsmInfo
static MCAsmInfo * createX86MCAsmInfo(const MCRegisterInfo &MRI, const Triple &TheTriple, const MCTargetOptions &Options)
Definition X86MCTargetDesc.cpp:512
isMemOperand
static bool isMemOperand(const MCInst &MI, unsigned Op, unsigned RegClassID)
Definition X86MCTargetDesc.cpp:81
llvm::APInt
Class for arbitrary precision integers.
Definition APInt.h:78
llvm::ArrayRef
Represent a constant reference to an array (0 or more elements consecutively in memory),...
Definition ArrayRef.h:40
llvm::ArrayRef::size
size_t size() const
Get the array size.
Definition ArrayRef.h:141
llvm::ArrayRef::data
const T * data() const
Definition ArrayRef.h:138
llvm::CachedHashStringRef
A container which contains a StringRef plus a precomputed hash.
Definition CachedHashString.h:29
llvm::MCAsmInfo
This class is intended to be used as a base class for asm properties and features specific to the tar...
Definition MCAsmInfo.h:66
llvm::MCAsmInfo::addInitialFrameState
void addInitialFrameState(const MCCFIInstruction &Inst)
Definition MCAsmInfo.cpp:53
llvm::MCAsmInfo::getReservedIdentifiers
llvm::DenseSet< llvm::CachedHashStringRef > & getReservedIdentifiers()
Definition MCAsmInfo.h:498
llvm::MCCFIInstruction::cfiDefCfa
static MCCFIInstruction cfiDefCfa(MCSymbol *L, unsigned Register, int64_t Offset, SMLoc Loc={})
.cfi_def_cfa defines a rule for computing CFA as: take address from Register and add Offset to it.
Definition MCDwarf.h:615
llvm::MCCFIInstruction::createOffset
static MCCFIInstruction createOffset(MCSymbol *L, unsigned Register, int64_t Offset, SMLoc Loc={})
.cfi_offset Previous value of Register is saved at offset Offset from CFA.
Definition MCDwarf.h:657
llvm::MCContext
Context object for machine code objects.
Definition MCContext.h:83
llvm::MCInstPrinter
This is an instance of a target assembly language printer that converts an MCInst to valid target ass...
Definition MCInstPrinter.h:46
llvm::MCInst
Instances of this class represent a single low-level machine instruction.
Definition MCInst.h:188
llvm::MCInst::getNumOperands
unsigned getNumOperands() const
Definition MCInst.h:212
llvm::MCInst::getOpcode
unsigned getOpcode() const
Definition MCInst.h:202
llvm::MCInst::getOperand
const MCOperand & getOperand(unsigned i) const
Definition MCInst.h:210
llvm::MCInstrAnalysis::Info
const MCInstrInfo * Info
Definition MCInstrAnalysis.h:35
llvm::MCInstrAnalysis::MCInstrAnalysis
MCInstrAnalysis(const MCInstrInfo *Info)
Definition MCInstrAnalysis.h:38
llvm::MCInstrDesc
Describe properties that are true of each instruction in the target description file.
Definition MCInstrDesc.h:199
llvm::MCInstrInfo
Interface to description of machine instruction set.
Definition MCInstrInfo.h:27
llvm::MCOperand
Instances of this class represent operands of the MCInst class.
Definition MCInst.h:40
llvm::MCOperand::getImm
int64_t getImm() const
Definition MCInst.h:84
llvm::MCOperand::isImm
bool isImm() const
Definition MCInst.h:66
llvm::MCOperand::getReg
MCRegister getReg() const
Returns the register number.
Definition MCInst.h:73
llvm::MCRegisterClass
MCRegisterClass - Base class of TargetRegisterClass.
Definition MCRegisterInfo.h:37
llvm::MCRegisterClass::contains
bool contains(MCRegister Reg) const
contains - Return true if the specified register is included in this register class.
Definition MCRegisterInfo.h:104
llvm::MCRegisterInfo
MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...
Definition MCRegisterInfo.h:270
llvm::MCRegisterInfo::mapLLVMRegToCVReg
void mapLLVMRegToCVReg(MCRegister LLVMReg, int CVReg)
Definition MCRegisterInfo.h:478
llvm::MCRegisterInfo::getEncodingValue
uint16_t getEncodingValue(MCRegister Reg) const
Returns the encoding for Reg.
Definition MCRegisterInfo.h:603
llvm::MCRegisterInfo::mapLLVMRegToSEHReg
void mapLLVMRegToSEHReg(MCRegister LLVMReg, int SEHReg)
mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping.
Definition MCRegisterInfo.h:474
llvm::MCRegisterInfo::getRegClass
const MCRegisterClass & getRegClass(unsigned i) const
Returns the register class associated with the enumeration value.
Definition MCRegisterInfo.h:593
llvm::MCRegisterInfo::getDwarfRegNum
virtual int64_t getDwarfRegNum(MCRegister Reg, bool isEH) const
Map a target register to an equivalent dwarf register number.
Definition MCRegisterInfo.cpp:144
llvm::MCRegisterInfo::getNumRegs
unsigned getNumRegs() const
Return the number of registers this target has (useful for sizing arrays holding per register informa...
Definition MCRegisterInfo.h:541
llvm::MCRegister
Wrapper class representing physical registers. Should be passed by value.
Definition MCRegister.h:41
llvm::MCRelocationInfo
Create MCExprs from relocations found in an object file.
Definition MCRelocationInfo.h:26
llvm::MCSubtargetInfo
Generic base class for all target subtargets.
Definition MCSubtargetInfo.h:117
llvm::MCSubtargetInfo::hasFeature
bool hasFeature(unsigned Feature) const
Definition MCSubtargetInfo.h:162
llvm::MCSubtargetInfo::getTargetTriple
const Triple & getTargetTriple() const
Definition MCSubtargetInfo.h:151
llvm::StringRef
Represent a constant reference to a string, i.e.
Definition StringRef.h:56
llvm::Target
Target - Wrapper for Target specific information.
Definition TargetRegistry.h:148
llvm::Triple
Triple - Helper class for working with autoconf configuration names.
Definition Triple.h:47
llvm::Triple::isOSCygMing
bool isOSCygMing() const
Tests for either Cygwin or MinGW OS.
Definition Triple.h:816
llvm::Triple::isX86_64
bool isX86_64() const
Tests whether the target is x86 (64-bit).
Definition Triple.h:1202
llvm::Triple::isOSBinFormatMachO
bool isOSBinFormatMachO() const
Tests whether the environment is MachO.
Definition Triple.h:872
llvm::Triple::isWindowsCoreCLREnvironment
bool isWindowsCoreCLREnvironment() const
Definition Triple.h:799
llvm::Triple::getArch
ArchType getArch() const
Get the parsed architecture type of this triple.
Definition Triple.h:511
llvm::Triple::isUEFI
bool isUEFI() const
Tests whether the OS is UEFI.
Definition Triple.h:771
llvm::Triple::isOSBinFormatELF
bool isOSBinFormatELF() const
Tests whether the OS uses the ELF binary format.
Definition Triple.h:863
llvm::Triple::isWindowsMSVCEnvironment
bool isWindowsMSVCEnvironment() const
Checks if the environment could be MSVC.
Definition Triple.h:788
llvm::Triple::isWindowsItaniumEnvironment
bool isWindowsItaniumEnvironment() const
Definition Triple.h:803
llvm::Twine
Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...
Definition Twine.h:82
llvm::X86IntelInstPrinter::getRegisterName
static const char * getRegisterName(MCRegister Reg)
llvm::X86_MC::X86MCInstrAnalysis
Definition X86MCTargetDesc.cpp:581
llvm::X86_MC::X86MCInstrAnalysis::evaluateBranch
bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size, uint64_t &Target) const override
Given a branch instruction try to get the address the branch targets.
Definition X86MCTargetDesc.cpp:724
llvm::X86_MC::X86MCInstrAnalysis::X86MCInstrAnalysis
X86MCInstrAnalysis(const MCInstrInfo *MCII)
Definition X86MCTargetDesc.cpp:587
llvm::X86_MC::X86MCInstrAnalysis::evaluateMemoryOperandAddress
std::optional< uint64_t > evaluateMemoryOperandAddress(const MCInst &Inst, const MCSubtargetInfo *STI, uint64_t Addr, uint64_t Size) const override
Given an instruction tries to get the address of a memory operand.
Definition X86MCTargetDesc.cpp:734
llvm::X86_MC::X86MCInstrAnalysis::getMemoryOperandRelocationOffset
std::optional< uint64_t > getMemoryOperandRelocationOffset(const MCInst &Inst, uint64_t Size) const override
Given an instruction with a memory operand that could require relocation, returns the offset within t...
Definition X86MCTargetDesc.cpp:760
llvm::X86_MC::X86MCInstrAnalysis::findPltEntries
std::vector< std::pair< uint64_t, uint64_t > > findPltEntries(uint64_t PltSectionVA, ArrayRef< uint8_t > PltContents, const MCSubtargetInfo &STI) const override
Returns (PLT virtual address, GOT virtual address) pairs for PLT entries.
Definition X86MCTargetDesc.cpp:710
llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters
bool clearsSuperRegisters(const MCRegisterInfo &MRI, const MCInst &Inst, APInt &Mask) const override
Returns true if at least one of the register writes performed by.
Definition X86MCTargetDesc.cpp:611
uint32_t
uint64_t
llvm_unreachable
#define llvm_unreachable(msg)
Marks that the current location is not supposed to be reachable.
Definition ErrorHandling.h:164
llvm::X86II::RawFrmDstSrc
@ RawFrmDstSrc
RawFrmDstSrc - This form is for instructions that use the source index register SI/ESI/RSI with a pos...
Definition X86BaseInfo.h:518
llvm::X86II::EVEX
@ EVEX
EVEX - Specifies that this instruction use EVEX form which provides syntax support up to 32 512-bit r...
Definition X86BaseInfo.h:825
llvm::X86II::RawFrmDst
@ RawFrmDst
RawFrmDst - This form is for instructions that use the destination index register DI/EDI/RDI.
Definition X86BaseInfo.h:514
llvm::X86II::VEX
@ VEX
VEX - encoding using 0xC4/0xC5.
Definition X86BaseInfo.h:818
llvm::X86II::XOP
@ XOP
XOP - Opcode prefix used by XOP instructions.
Definition X86BaseInfo.h:820
llvm::X86II::RawFrmSrc
@ RawFrmSrc
RawFrmSrc - This form is for instructions that use the source index register SI/ESI/RSI with a possib...
Definition X86BaseInfo.h:511
llvm::X86II::getMemoryOperandNo
int getMemoryOperandNo(uint64_t TSFlags)
Definition X86BaseInfo.h:1011
llvm::X86II::getOperandBias
unsigned getOperandBias(const MCInstrDesc &Desc)
Compute whether all of the def operands are repeated in the uses and therefore should be skipped.
Definition X86BaseInfo.h:968
llvm::X86_MC
Definition X86MCTargetDesc.cpp:579
llvm::X86_MC::is32BitMemOperand
bool is32BitMemOperand(const MCInst &MI, unsigned Op)
Definition X86MCTargetDesc.cpp:101
llvm::X86_MC::is16BitMemOperand
bool is16BitMemOperand(const MCInst &MI, unsigned Op, const MCSubtargetInfo &STI)
Definition X86MCTargetDesc.cpp:90
llvm::X86_MC::hasLockPrefix
bool hasLockPrefix(const MCInst &MI)
Returns true if this instruction has a LOCK prefix.
Definition X86MCTargetDesc.cpp:77
llvm::X86_MC::initLLVMToSEHAndCVRegMapping
void initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI)
Definition X86MCTargetDesc.cpp:172
llvm::X86_MC::findX86_64PltEntries
static std::vector< std::pair< uint64_t, uint64_t > > findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef< uint8_t > PltContents)
Definition X86MCTargetDesc.cpp:691
llvm::X86_MC::findX86PltEntries
static std::vector< std::pair< uint64_t, uint64_t > > findX86PltEntries(uint64_t PltSectionVA, ArrayRef< uint8_t > PltContents)
Definition X86MCTargetDesc.cpp:664
llvm::X86_MC::needsAddressSizeOverride
bool needsAddressSizeOverride(const MCInst &MI, const MCSubtargetInfo &STI, int MemoryOperand, uint64_t TSFlags)
Returns true if this instruction needs an Address-Size override prefix.
Definition X86MCTargetDesc.cpp:119
llvm::X86_MC::ParseX86Triple
std::string ParseX86Triple(const Triple &TT)
Definition X86MCTargetDesc.cpp:48
llvm::X86_MC::createX86MCSubtargetInfo
MCSubtargetInfo * createX86MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS)
Create a X86 MCSubtargetInfo instance.
Definition X86MCTargetDesc.cpp:458
llvm::X86_MC::is64BitMemOperand
bool is64BitMemOperand(const MCInst &MI, unsigned Op)
Definition X86MCTargetDesc.cpp:114
llvm::X86_MC::getDwarfRegFlavour
unsigned getDwarfRegFlavour(const Triple &TT, bool isEH)
Definition X86MCTargetDesc.cpp:65
llvm::support::endian::read32le
uint32_t read32le(const void *P)
Definition Endian.h:432
llvm
This is an optimization pass for GlobalISel generic memory operations.
Definition FunctionInfo.h:25
llvm::createX86ObjectTargetStreamer
MCTargetStreamer * createX86ObjectTargetStreamer(MCStreamer &S, const MCSubtargetInfo &STI)
Implements X86-only directives for object files.
Definition X86WinCOFFTargetStreamer.cpp:464
llvm::getX86SubSuperRegister
MCRegister getX86SubSuperRegister(MCRegister Reg, unsigned Size, bool High=false)
Definition X86MCTargetDesc.cpp:851
llvm::createX86_64AsmBackend
MCAsmBackend * createX86_64AsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
Definition X86AsmBackend.cpp:1497
llvm::createX86AsmTargetStreamer
MCTargetStreamer * createX86AsmTargetStreamer(MCStreamer &S, formatted_raw_ostream &OS, MCInstPrinter *InstPrinter)
Implements X86-only directives for assembly emission.
Definition X86WinCOFFTargetStreamer.cpp:455
llvm::createX86MCCodeEmitter
MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &MCII, MCContext &Ctx)
Definition X86MCCodeEmitter.cpp:2035
llvm::getTheX86_32Target
Target & getTheX86_32Target()
Definition X86TargetInfo.cpp:14
llvm::Desc
Op::Description Desc
Definition DWARFExpressionPrinter.cpp:26
llvm::createMCRelocationInfo
LLVM_ABI MCRelocationInfo * createMCRelocationInfo(const Triple &TT, MCContext &Ctx)
Definition MCRelocationInfo.cpp:27
llvm::createX86ELFStreamer
MCStreamer * createX86ELFStreamer(const Triple &T, MCContext &Context, std::unique_ptr< MCAsmBackend > &&MAB, std::unique_ptr< MCObjectWriter > &&MOW, std::unique_ptr< MCCodeEmitter > &&MCE)
Definition X86AsmBackend.cpp:1539
llvm::createX86WinCOFFStreamer
MCStreamer * createX86WinCOFFStreamer(MCContext &C, std::unique_ptr< MCAsmBackend > &&AB, std::unique_ptr< MCObjectWriter > &&OW, std::unique_ptr< MCCodeEmitter > &&CE)
Construct an X86 Windows COFF machine code streamer which will generate PE/COFF format object files.
Definition X86WinCOFFStreamer.cpp:79
llvm::MCPhysReg
uint16_t MCPhysReg
An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...
Definition MCRegister.h:21
llvm::Op
DWARFExpression::Operation Op
Definition DWARFExpressionPrinter.cpp:25
llvm::createX86_32AsmBackend
MCAsmBackend * createX86_32AsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
Definition X86AsmBackend.cpp:1478
llvm::getTheX86_64Target
Target & getTheX86_64Target()
Definition X86TargetInfo.cpp:18
llvm::createX86NullTargetStreamer
MCTargetStreamer * createX86NullTargetStreamer(MCStreamer &S)
Implements X86-only null emission.
Definition X86TargetStreamer.h:43
llvm::RegisterMCAsmInfoFn
RegisterMCAsmInfoFn - Helper template for registering a target assembly info implementation.
Definition TargetRegistry.h:1110
llvm::TargetRegistry::RegisterMCRegInfo
static void RegisterMCRegInfo(Target &T, Target::MCRegInfoCtorFnTy Fn)
RegisterMCRegInfo - Register a MCRegisterInfo implementation for the given target.
Definition TargetRegistry.h:831
llvm::TargetRegistry::RegisterMCAsmBackend
static void RegisterMCAsmBackend(Target &T, Target::MCAsmBackendCtorTy Fn)
RegisterMCAsmBackend - Register a MCAsmBackend implementation for the given target.
Definition TargetRegistry.h:871
llvm::TargetRegistry::RegisterMCCodeEmitter
static void RegisterMCCodeEmitter(Target &T, Target::MCCodeEmitterCtorTy Fn)
RegisterMCCodeEmitter - Register a MCCodeEmitter implementation for the given target.
Definition TargetRegistry.h:937
llvm::TargetRegistry::RegisterMCSubtargetInfo
static void RegisterMCSubtargetInfo(Target &T, Target::MCSubtargetInfoCtorFnTy Fn)
RegisterMCSubtargetInfo - Register a MCSubtargetInfo implementation for the given target.
Definition TargetRegistry.h:844
llvm::TargetRegistry::RegisterObjectTargetStreamer
static void RegisterObjectTargetStreamer(Target &T, Target::ObjectTargetStreamerCtorTy Fn)
Definition TargetRegistry.h:972
llvm::TargetRegistry::RegisterMCInstrAnalysis
static void RegisterMCInstrAnalysis(Target &T, Target::MCInstrAnalysisCtorFnTy Fn)
RegisterMCInstrAnalysis - Register a MCInstrAnalysis implementation for the given target.
Definition TargetRegistry.h:817
llvm::TargetRegistry::RegisterELFStreamer
static void RegisterELFStreamer(Target &T, Target::ELFStreamerCtorTy Fn)
Definition TargetRegistry.h:949
llvm::TargetRegistry::RegisterNullTargetStreamer
static void RegisterNullTargetStreamer(Target &T, Target::NullTargetStreamerCtorTy Fn)
Definition TargetRegistry.h:957
llvm::TargetRegistry::RegisterMCLFIRewriter
static void RegisterMCLFIRewriter(Target &T, Target::MCLFIRewriterCtorTy Fn)
Definition TargetRegistry.h:1047
llvm::TargetRegistry::RegisterMCInstPrinter
static void RegisterMCInstPrinter(Target &T, Target::MCInstPrinterCtorTy Fn)
RegisterMCInstPrinter - Register a MCInstPrinter implementation for the given target.
Definition TargetRegistry.h:924
llvm::TargetRegistry::RegisterCOFFStreamer
static void RegisterCOFFStreamer(Target &T, Target::COFFStreamerCtorTy Fn)
Definition TargetRegistry.h:941
llvm::TargetRegistry::RegisterMCInstrInfo
static void RegisterMCInstrInfo(Target &T, Target::MCInstrInfoCtorFnTy Fn)
RegisterMCInstrInfo - Register a MCInstrInfo implementation for the given target.
Definition TargetRegistry.h:811
llvm::TargetRegistry::RegisterAsmTargetStreamer
static void RegisterAsmTargetStreamer(Target &T, Target::AsmTargetStreamerCtorTy Fn)
Definition TargetRegistry.h:966
llvm::TargetRegistry::RegisterMCRelocationInfo
static void RegisterMCRelocationInfo(Target &T, Target::MCRelocationInfoCtorTy Fn)
RegisterMCRelocationInfo - Register an MCRelocationInfo implementation for the given target.
Definition TargetRegistry.h:986
llvm::X86_64MCAsmInfoDarwin
Definition X86MCAsmInfo.h:34
Generated on for LLVM by doxygen 1.14.0