LLVM 19.0.0git
Go to the documentation of this file.
1//===- TargetPassConfig.cpp - Target independent code generation passes ---===//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
9// This file defines interfaces to access the target independent code
10// generation passes provided by the LLVM backend.
15#include "llvm/ADT/DenseMap.h"
17#include "llvm/ADT/StringRef.h"
27#include "llvm/CodeGen/Passes.h"
32#include "llvm/IR/Verifier.h"
34#include "llvm/MC/MCAsmInfo.h"
36#include "llvm/Pass.h"
40#include "llvm/Support/Debug.h"
51#include <cassert>
52#include <optional>
53#include <string>
55using namespace llvm;
57static cl::opt<bool>
58 EnableIPRA("enable-ipra", cl::init(false), cl::Hidden,
59 cl::desc("Enable interprocedural register allocation "
60 "to reduce load/store at procedure calls."));
62 cl::desc("Disable Post Regalloc Scheduler"));
63static cl::opt<bool> DisableBranchFold("disable-branch-fold", cl::Hidden,
64 cl::desc("Disable branch folding"));
65static cl::opt<bool> DisableTailDuplicate("disable-tail-duplicate", cl::Hidden,
66 cl::desc("Disable tail duplication"));
67static cl::opt<bool> DisableEarlyTailDup("disable-early-taildup", cl::Hidden,
68 cl::desc("Disable pre-register allocation tail duplication"));
69static cl::opt<bool> DisableBlockPlacement("disable-block-placement",
70 cl::Hidden, cl::desc("Disable probability-driven block placement"));
71static cl::opt<bool> EnableBlockPlacementStats("enable-block-placement-stats",
72 cl::Hidden, cl::desc("Collect probability-driven block placement stats"));
73static cl::opt<bool> DisableSSC("disable-ssc", cl::Hidden,
74 cl::desc("Disable Stack Slot Coloring"));
75static cl::opt<bool> DisableMachineDCE("disable-machine-dce", cl::Hidden,
76 cl::desc("Disable Machine Dead Code Elimination"));
78 cl::desc("Disable Early If-conversion"));
79static cl::opt<bool> DisableMachineLICM("disable-machine-licm", cl::Hidden,
80 cl::desc("Disable Machine LICM"));
81static cl::opt<bool> DisableMachineCSE("disable-machine-cse", cl::Hidden,
82 cl::desc("Disable Machine Common Subexpression Elimination"));
84 "optimize-regalloc", cl::Hidden,
85 cl::desc("Enable optimized register allocation compilation path."));
86static cl::opt<bool> DisablePostRAMachineLICM("disable-postra-machine-licm",
88 cl::desc("Disable Machine LICM"));
89static cl::opt<bool> DisableMachineSink("disable-machine-sink", cl::Hidden,
90 cl::desc("Disable Machine Sinking"));
91static cl::opt<bool> DisablePostRAMachineSink("disable-postra-machine-sink",
93 cl::desc("Disable PostRA Machine Sinking"));
94static cl::opt<bool> DisableLSR("disable-lsr", cl::Hidden,
95 cl::desc("Disable Loop Strength Reduction Pass"));
96static cl::opt<bool> DisableConstantHoisting("disable-constant-hoisting",
97 cl::Hidden, cl::desc("Disable ConstantHoisting"));
98static cl::opt<bool> DisableCGP("disable-cgp", cl::Hidden,
99 cl::desc("Disable Codegen Prepare"));
100static cl::opt<bool> DisableCopyProp("disable-copyprop", cl::Hidden,
101 cl::desc("Disable Copy Propagation pass"));
102static cl::opt<bool> DisablePartialLibcallInlining("disable-partial-libcall-inlining",
103 cl::Hidden, cl::desc("Disable Partial Libcall Inlining"));
105 "disable-atexit-based-global-dtor-lowering", cl::Hidden,
106 cl::desc("For MachO, disable atexit()-based global destructor lowering"));
108 "enable-implicit-null-checks",
109 cl::desc("Fold null checks into faulting memory operations"),
110 cl::init(false), cl::Hidden);
111static cl::opt<bool> DisableMergeICmps("disable-mergeicmps",
112 cl::desc("Disable MergeICmps Pass"),
113 cl::init(false), cl::Hidden);
114static cl::opt<bool> PrintLSR("print-lsr-output", cl::Hidden,
115 cl::desc("Print LLVM IR produced by the loop-reduce pass"));
116static cl::opt<bool>
117 PrintISelInput("print-isel-input", cl::Hidden,
118 cl::desc("Print LLVM IR input to isel pass"));
120 VerifyMachineCode("verify-machineinstrs", cl::Hidden,
121 cl::desc("Verify generated machine code"));
123 DebugifyAndStripAll("debugify-and-strip-all-safe", cl::Hidden,
124 cl::desc("Debugify MIR before and Strip debug after "
125 "each pass except those known to be unsafe "
126 "when debug info is present"));
128 "debugify-check-and-strip-all-safe", cl::Hidden,
129 cl::desc(
130 "Debugify MIR before, by checking and stripping the debug info after, "
131 "each pass except those known to be unsafe when debug info is "
132 "present"));
133// Enable or disable the MachineOutliner.
135 "enable-machine-outliner", cl::desc("Enable the machine outliner"),
136 cl::Hidden, cl::ValueOptional, cl::init(RunOutliner::TargetDefault),
137 cl::values(clEnumValN(RunOutliner::AlwaysOutline, "always",
138 "Run on all functions guaranteed to be beneficial"),
139 clEnumValN(RunOutliner::NeverOutline, "never",
140 "Disable all outlining"),
141 // Sentinel value for unspecified option.
142 clEnumValN(RunOutliner::AlwaysOutline, "", "")));
143// Disable the pass to fix unwind information. Whether the pass is included in
144// the pipeline is controlled via the target options, this option serves as
145// manual override.
146static cl::opt<bool> DisableCFIFixup("disable-cfi-fixup", cl::Hidden,
147 cl::desc("Disable the CFI fixup pass"));
148// Enable or disable FastISel. Both options are needed, because
149// FastISel is enabled by default with -fast, and we wish to be
150// able to enable or disable fast-isel independently from -O0.
153 cl::desc("Enable the \"fast\" instruction selector"));
156 "global-isel", cl::Hidden,
157 cl::desc("Enable the \"global\" instruction selector"));
159// FIXME: remove this after switching to NPM or GlobalISel, whichever gets there
160// first...
161static cl::opt<bool>
162 PrintAfterISel("print-after-isel", cl::init(false), cl::Hidden,
163 cl::desc("Print machine instrs after ISel"));
166 "global-isel-abort", cl::Hidden,
167 cl::desc("Enable abort calls when \"global\" instruction selection "
168 "fails to lower/select an instruction"),
170 clEnumValN(GlobalISelAbortMode::Disable, "0", "Disable the abort"),
171 clEnumValN(GlobalISelAbortMode::Enable, "1", "Enable the abort"),
172 clEnumValN(GlobalISelAbortMode::DisableWithDiag, "2",
173 "Disable the abort but emit a diagnostic on failure")));
175// Disable MIRProfileLoader before RegAlloc. This is for for debugging and
176// tuning purpose.
178 "disable-ra-fsprofile-loader", cl::init(false), cl::Hidden,
179 cl::desc("Disable MIRProfileLoader before RegAlloc"));
180// Disable MIRProfileLoader before BloackPlacement. This is for for debugging
181// and tuning purpose.
183 "disable-layout-fsprofile-loader", cl::init(false), cl::Hidden,
184 cl::desc("Disable MIRProfileLoader before BlockPlacement"));
185// Specify FSProfile file name.
187 FSProfileFile("fs-profile-file", cl::init(""), cl::value_desc("filename"),
188 cl::desc("Flow Sensitive profile file name."), cl::Hidden);
189// Specify Remapping file for FSProfile.
191 "fs-remapping-file", cl::init(""), cl::value_desc("filename"),
192 cl::desc("Flow Sensitive profile remapping file name."), cl::Hidden);
194// Temporary option to allow experimenting with MachineScheduler as a post-RA
195// scheduler. Targets can "properly" enable this with
196// substitutePass(&PostRASchedulerID, &PostMachineSchedulerID).
197// Targets can return true in targetSchedulesPostRAScheduling() and
198// insert a PostRA scheduling pass wherever it wants.
200 "misched-postra", cl::Hidden,
201 cl::desc(
202 "Run MachineScheduler post regalloc (independent of preRA sched)"));
204// Experimental option to run live interval analysis early.
205static cl::opt<bool> EarlyLiveIntervals("early-live-intervals", cl::Hidden,
206 cl::desc("Run live interval analysis earlier in the pipeline"));
209 "disable-replace-with-vec-lib", cl::Hidden,
210 cl::desc("Disable replace with vector math call pass"));
212/// Option names for limiting the codegen pipeline.
213/// Those are used in error reporting and we didn't want
214/// to duplicate their names all over the place.
215static const char StartAfterOptName[] = "start-after";
216static const char StartBeforeOptName[] = "start-before";
217static const char StopAfterOptName[] = "stop-after";
218static const char StopBeforeOptName[] = "stop-before";
222 cl::desc("Resume compilation after a specific pass"),
223 cl::value_desc("pass-name"), cl::init(""), cl::Hidden);
227 cl::desc("Resume compilation before a specific pass"),
228 cl::value_desc("pass-name"), cl::init(""), cl::Hidden);
232 cl::desc("Stop compilation after a specific pass"),
233 cl::value_desc("pass-name"), cl::init(""), cl::Hidden);
237 cl::desc("Stop compilation before a specific pass"),
238 cl::value_desc("pass-name"), cl::init(""), cl::Hidden);
240/// Enable the machine function splitter pass.
242 "enable-split-machine-functions", cl::Hidden,
243 cl::desc("Split out cold blocks from machine functions based on profile "
244 "information."));
246/// Disable the expand reductions pass for testing.
248 "disable-expand-reductions", cl::init(false), cl::Hidden,
249 cl::desc("Disable the expand reduction intrinsics pass from running"));
251/// Disable the select optimization pass.
253 "disable-select-optimize", cl::init(true), cl::Hidden,
254 cl::desc("Disable the select-optimization pass from running"));
256/// Enable garbage-collecting empty basic blocks.
257static cl::opt<bool>
258 GCEmptyBlocks("gc-empty-basic-blocks", cl::init(false), cl::Hidden,
259 cl::desc("Enable garbage-collecting empty basic blocks"));
261/// Allow standard passes to be disabled by command line options. This supports
262/// simple binary flags that either suppress the pass or do nothing.
263/// i.e. -disable-mypass=false has no effect.
264/// These should be converted to boolOrDefault in order to use applyOverride.
266 bool Override) {
267 if (Override)
268 return IdentifyingPassPtr();
269 return PassID;
272/// Allow standard passes to be disabled by the command line, regardless of who
273/// is adding the pass.
275/// StandardID is the pass identified in the standard pass pipeline and provided
276/// to addPass(). It may be a target-specific ID in the case that the target
277/// directly adds its own pass, but in that case we harmlessly fall through.
279/// TargetID is the pass that the target has configured to override StandardID.
281/// StandardID may be a pseudo ID. In that case TargetID is the name of the real
282/// pass to run. This allows multiple options to control a single pass depending
283/// on where in the pipeline that pass is added.
285 IdentifyingPassPtr TargetID) {
286 if (StandardID == &PostRASchedulerID)
287 return applyDisable(TargetID, DisablePostRASched);
289 if (StandardID == &BranchFolderPassID)
290 return applyDisable(TargetID, DisableBranchFold);
292 if (StandardID == &TailDuplicateID)
293 return applyDisable(TargetID, DisableTailDuplicate);
295 if (StandardID == &EarlyTailDuplicateID)
296 return applyDisable(TargetID, DisableEarlyTailDup);
298 if (StandardID == &MachineBlockPlacementID)
299 return applyDisable(TargetID, DisableBlockPlacement);
301 if (StandardID == &StackSlotColoringID)
302 return applyDisable(TargetID, DisableSSC);
304 if (StandardID == &DeadMachineInstructionElimID)
305 return applyDisable(TargetID, DisableMachineDCE);
307 if (StandardID == &EarlyIfConverterID)
308 return applyDisable(TargetID, DisableEarlyIfConversion);
310 if (StandardID == &EarlyMachineLICMID)
311 return applyDisable(TargetID, DisableMachineLICM);
313 if (StandardID == &MachineCSEID)
314 return applyDisable(TargetID, DisableMachineCSE);
316 if (StandardID == &MachineLICMID)
317 return applyDisable(TargetID, DisablePostRAMachineLICM);
319 if (StandardID == &MachineSinkingID)
320 return applyDisable(TargetID, DisableMachineSink);
322 if (StandardID == &PostRAMachineSinkingID)
323 return applyDisable(TargetID, DisablePostRAMachineSink);
325 if (StandardID == &MachineCopyPropagationID)
326 return applyDisable(TargetID, DisableCopyProp);
328 return TargetID;
331// Find the FSProfile file name. The internal option takes the precedence
332// before getting from TargetMachine.
333static std::string getFSProfileFile(const TargetMachine *TM) {
334 if (!FSProfileFile.empty())
335 return FSProfileFile.getValue();
336 const std::optional<PGOOptions> &PGOOpt = TM->getPGOOption();
337 if (PGOOpt == std::nullopt || PGOOpt->Action != PGOOptions::SampleUse)
338 return std::string();
339 return PGOOpt->ProfileFile;
342// Find the Profile remapping file name. The internal option takes the
343// precedence before getting from TargetMachine.
344static std::string getFSRemappingFile(const TargetMachine *TM) {
345 if (!FSRemappingFile.empty())
346 return FSRemappingFile.getValue();
347 const std::optional<PGOOptions> &PGOOpt = TM->getPGOOption();
348 if (PGOOpt == std::nullopt || PGOOpt->Action != PGOOptions::SampleUse)
349 return std::string();
350 return PGOOpt->ProfileRemappingFile;
354/// TargetPassConfig
357INITIALIZE_PASS(TargetPassConfig, "targetpassconfig",
358 "Target Pass Configuration", false, false)
361namespace {
367 InsertedPass(AnalysisID TargetPassID, IdentifyingPassPtr InsertedPassID)
368 : TargetPassID(TargetPassID), InsertedPassID(InsertedPassID) {}
371 assert(InsertedPassID.isValid() && "Illegal Pass ID!");
372 if (InsertedPassID.isInstance())
373 return InsertedPassID.getInstance();
374 Pass *NP = Pass::createPass(InsertedPassID.getID());
375 assert(NP && "Pass ID not registered");
376 return NP;
377 }
380} // end anonymous namespace
382namespace llvm {
388 // List of passes explicitly substituted by this target. Normally this is
389 // empty, but it is a convenient way to suppress or replace specific passes
390 // that are part of a standard pass pipeline without overridding the entire
391 // pipeline. This mechanism allows target options to inherit a standard pass's
392 // user interface. For example, a target may disable a standard pass by
393 // default by substituting a pass ID of zero, and the user may still enable
394 // that standard pass with an explicit command line option.
397 /// Store the pairs of <AnalysisID, AnalysisID> of which the second pass
398 /// is inserted after each instance of the first one.
402} // end namespace llvm
404// Out of line virtual method.
406 delete Impl;
410 if (PassName.empty())
411 return nullptr;
414 const PassInfo *PI = PR.getPassInfo(PassName);
415 if (!PI)
417 Twine("\" pass is not registered."));
418 return PI;
422 const PassInfo *PI = getPassInfo(PassName);
423 return PI ? PI->getTypeInfo() : nullptr;
426static std::pair<StringRef, unsigned>
428 StringRef Name, InstanceNumStr;
429 std::tie(Name, InstanceNumStr) = PassName.split(',');
431 unsigned InstanceNum = 0;
432 if (!InstanceNumStr.empty() && InstanceNumStr.getAsInteger(10, InstanceNum))
433 report_fatal_error("invalid pass instance specifier " + PassName);
435 return std::make_pair(Name, InstanceNum);
438void TargetPassConfig::setStartStopPasses() {
439 StringRef StartBeforeName;
440 std::tie(StartBeforeName, StartBeforeInstanceNum) =
443 StringRef StartAfterName;
444 std::tie(StartAfterName, StartAfterInstanceNum) =
447 StringRef StopBeforeName;
448 std::tie(StopBeforeName, StopBeforeInstanceNum)
451 StringRef StopAfterName;
452 std::tie(StopAfterName, StopAfterInstanceNum)
455 StartBefore = getPassIDFromName(StartBeforeName);
456 StartAfter = getPassIDFromName(StartAfterName);
457 StopBefore = getPassIDFromName(StopBeforeName);
458 StopAfter = getPassIDFromName(StopAfterName);
459 if (StartBefore && StartAfter)
461 Twine(StartAfterOptName) + Twine(" specified!"));
462 if (StopBefore && StopAfter)
464 Twine(StopAfterOptName) + Twine(" specified!"));
465 Started = (StartAfter == nullptr) && (StartBefore == nullptr);
471#define SET_OPTION(Option) \
472 if (Option.getNumOccurrences()) \
473 Opt.Option = Option;
487#define SET_BOOLEAN_OPTION(Option) Opt.Option = Option;
508 return Opt;
512 LLVMTargetMachine &LLVMTM) {
514 // Register a callback for disabling passes.
517#define DISABLE_PASS(Option, Name) \
518 if (Option && P.contains(#Name)) \
519 return false;
520 DISABLE_PASS(DisableBlockPlacement, MachineBlockPlacementPass)
521 DISABLE_PASS(DisableBranchFold, BranchFolderPass)
522 DISABLE_PASS(DisableCopyProp, MachineCopyPropagationPass)
523 DISABLE_PASS(DisableEarlyIfConversion, EarlyIfConverterPass)
524 DISABLE_PASS(DisableEarlyTailDup, EarlyTailDuplicatePass)
525 DISABLE_PASS(DisableMachineCSE, MachineCSEPass)
527 DISABLE_PASS(DisableMachineLICM, EarlyMachineLICMPass)
528 DISABLE_PASS(DisableMachineSink, MachineSinkingPass)
529 DISABLE_PASS(DisablePostRAMachineLICM, MachineLICMPass)
530 DISABLE_PASS(DisablePostRAMachineSink, PostRAMachineSinkingPass)
531 DISABLE_PASS(DisablePostRASched, PostRASchedulerPass)
532 DISABLE_PASS(DisableSSC, StackSlotColoringPass)
533 DISABLE_PASS(DisableTailDuplicate, TailDuplicatePass)
535 return true;
536 });
541 auto [StartBefore, StartBeforeInstanceNum] =
543 auto [StartAfter, StartAfterInstanceNum] =
545 auto [StopBefore, StopBeforeInstanceNum] =
547 auto [StopAfter, StopAfterInstanceNum] =
550 if (!StartBefore.empty() && !StartAfter.empty())
551 return make_error<StringError>(
552 Twine(StartBeforeOptName) + " and " + StartAfterOptName + " specified!",
553 std::make_error_code(std::errc::invalid_argument));
554 if (!StopBefore.empty() && !StopAfter.empty())
555 return make_error<StringError>(
556 Twine(StopBeforeOptName) + " and " + StopAfterOptName + " specified!",
557 std::make_error_code(std::errc::invalid_argument));
559 StartStopInfo Result;
560 Result.StartPass = StartBefore.empty() ? StartAfter : StartBefore;
561 Result.StopPass = StopBefore.empty() ? StopAfter : StopBefore;
562 Result.StartInstanceNum =
563 StartBefore.empty() ? StartAfterInstanceNum : StartBeforeInstanceNum;
564 Result.StopInstanceNum =
565 StopBefore.empty() ? StopAfterInstanceNum : StopBeforeInstanceNum;
566 Result.StartAfter = !StartAfter.empty();
567 Result.StopAfter = !StopAfter.empty();
568 Result.StartInstanceNum += Result.StartInstanceNum == 0;
569 Result.StopInstanceNum += Result.StopInstanceNum == 0;
570 return Result;
573// Out of line constructor provides default values for pass options and
574// registers all common codegen passes.
576 : ImmutablePass(ID), PM(&pm), TM(&TM) {
577 Impl = new PassConfigImpl();
579 // Register all target independent codegen passes to activate their PassIDs,
580 // including this pass itself.
583 // Also register alias analysis passes required by codegen passes.
587 if (EnableIPRA.getNumOccurrences())
589 else {
590 // If not explicitly specified, use target default.
592 }
597 if (EnableGlobalISelAbort.getNumOccurrences())
600 setStartStopPasses();
604 return TM->getOptLevel();
607/// Insert InsertedPassID pass after TargetPassID.
609 IdentifyingPassPtr InsertedPassID) {
610 assert(((!InsertedPassID.isInstance() &&
611 TargetPassID != InsertedPassID.getID()) ||
612 (InsertedPassID.isInstance() &&
613 TargetPassID != InsertedPassID.getInstance()->getPassID())) &&
614 "Insert a pass after itself!");
615 Impl->InsertedPasses.emplace_back(TargetPassID, InsertedPassID);
618/// createPassConfig - Create a pass configuration object to be used by
619/// addPassToEmitX methods for generating a pipeline of CodeGen passes.
621/// Targets may override this to extend TargetPassConfig.
623 return new TargetPassConfig(*this, PM);
627 : ImmutablePass(ID) {
628 report_fatal_error("Trying to construct TargetPassConfig without a target "
629 "machine. Scheduling a CodeGen pass without a target "
630 "triple set?");
634 return StopBeforeOpt.empty() && StopAfterOpt.empty();
638 return !StartBeforeOpt.empty() || !StartAfterOpt.empty() ||
644 return std::string();
645 std::string Res;
646 static cl::opt<std::string> *PassNames[] = {&StartAfterOpt, &StartBeforeOpt,
648 static const char *OptNames[] = {StartAfterOptName, StartBeforeOptName,
650 bool IsFirst = true;
651 for (int Idx = 0; Idx < 4; ++Idx)
652 if (!PassNames[Idx]->empty()) {
653 if (!IsFirst)
654 Res += " and ";
655 IsFirst = false;
656 Res += OptNames[Idx];
657 }
658 return Res;
661// Helper to verify the analysis is really immutable.
662void TargetPassConfig::setOpt(bool &Opt, bool Val) {
663 assert(!Initialized && "PassConfig is immutable");
664 Opt = Val;
668 IdentifyingPassPtr TargetID) {
669 Impl->TargetPasses[StandardID] = TargetID;
674 I = Impl->TargetPasses.find(ID);
675 if (I == Impl->TargetPasses.end())
676 return ID;
677 return I->second;
682 IdentifyingPassPtr FinalPtr = overridePass(ID, TargetID);
683 return !FinalPtr.isValid() || FinalPtr.isInstance() ||
684 FinalPtr.getID() != ID;
687/// Add a pass to the PassManager if that pass is supposed to be run. If the
688/// Started/Stopped flags indicate either that the compilation should start at
689/// a later pass or that it should stop after an earlier pass, then do not add
690/// the pass. Finally, compare the current pass against the StartAfter
691/// and StopAfter options and change the Started/Stopped flags accordingly.
693 assert(!Initialized && "PassConfig is immutable");
695 // Cache the Pass ID here in case the pass manager finds this pass is
696 // redundant with ones already scheduled / available, and deletes it.
697 // Fundamentally, once we add the pass to the manager, we no longer own it
698 // and shouldn't reference it.
699 AnalysisID PassID = P->getPassID();
701 if (StartBefore == PassID && StartBeforeCount++ == StartBeforeInstanceNum)
702 Started = true;
703 if (StopBefore == PassID && StopBeforeCount++ == StopBeforeInstanceNum)
704 Stopped = true;
705 if (Started && !Stopped) {
706 if (AddingMachinePasses) {
707 // Construct banner message before PM->add() as that may delete the pass.
708 std::string Banner =
709 std::string("After ") + std::string(P->getPassName());
711 PM->add(P);
712 addMachinePostPasses(Banner);
713 } else {
714 PM->add(P);
715 }
717 // Add the passes after the pass P if there is any.
718 for (const auto &IP : Impl->InsertedPasses)
719 if (IP.TargetPassID == PassID)
720 addPass(IP.getInsertedPass());
721 } else {
722 delete P;
723 }
725 if (StopAfter == PassID && StopAfterCount++ == StopAfterInstanceNum)
726 Stopped = true;
728 if (StartAfter == PassID && StartAfterCount++ == StartAfterInstanceNum)
729 Started = true;
730 if (Stopped && !Started)
731 report_fatal_error("Cannot stop compilation after pass that is not run");
734/// Add a CodeGen pass at this point in the pipeline after checking for target
735/// and command line overrides.
737/// addPass cannot return a pointer to the pass instance because is internal the
738/// PassManager and the instance we create here may already be freed.
740 IdentifyingPassPtr TargetID = getPassSubstitution(PassID);
741 IdentifyingPassPtr FinalPtr = overridePass(PassID, TargetID);
742 if (!FinalPtr.isValid())
743 return nullptr;
745 Pass *P;
746 if (FinalPtr.isInstance())
747 P = FinalPtr.getInstance();
748 else {
749 P = Pass::createPass(FinalPtr.getID());
750 if (!P)
751 llvm_unreachable("Pass ID not registered");
752 }
753 AnalysisID FinalID = P->getPassID();
754 addPass(P); // Ends the lifetime of P.
756 return FinalID;
759void TargetPassConfig::printAndVerify(const std::string &Banner) {
760 addPrintPass(Banner);
761 addVerifyPass(Banner);
764void TargetPassConfig::addPrintPass(const std::string &Banner) {
765 if (PrintAfterISel)
769void TargetPassConfig::addVerifyPass(const std::string &Banner) {
775 if (Verify)
776 PM->add(createMachineVerifierPass(Banner));
784 PM->add(createStripDebugMachineModulePass(/*OnlyDebugified=*/true));
792 if (AllowDebugify && DebugifyIsSafe &&
798void TargetPassConfig::addMachinePostPasses(const std::string &Banner) {
799 if (DebugifyIsSafe) {
803 } else if (DebugifyAndStripAll == cl::BOU_TRUE)
805 }
806 addVerifyPass(Banner);
809/// Add common target configurable passes that perform LLVM IR to IR transforms
810/// following machine independent optimization.
812 // Before running any passes, run the verifier to determine if the input
813 // coming from the front-end and/or optimizer is valid.
814 if (!DisableVerify)
818 // Basic AliasAnalysis support.
819 // Add TypeBasedAliasAnalysis before BasicAliasAnalysis so that
820 // BasicAliasAnalysis wins if they disagree. This is intended to help
821 // support "obvious" type-punning idioms.
826 // Run loop strength reduction before anything else.
827 if (!DisableLSR) {
830 if (PrintLSR)
832 "\n\n*** Code after LSR ***\n"));
833 }
835 // The MergeICmpsPass tries to create memcmp calls by grouping sequences of
836 // loads and compares. ExpandMemCmpPass then tries to expand those calls
837 // into optimally-sized loads and compares. The transforms are enabled by a
838 // target lowering hook.
842 }
844 // Run GC lowering passes for builtin collectors
845 // TODO: add a pass insertion point here
850 // For MachO, lower @llvm.global_dtors into @llvm.global_ctors with
851 // __cxa_atexit() calls to avoid emitting the deprecated __mod_term_func.
856 // Make sure that no unreachable blocks are instruction selected.
859 // Prepare expensive constants for SelectionDAG.
869 // Expand vector predication intrinsics into standard IR instructions.
870 // This pass has to run before ScalarizeMaskedMemIntrin and ExpandReduction
871 // passes since it emits those kinds of intrinsics.
874 // Add scalarization of target's unsupported masked memory intrinsics pass.
875 // the unsupported intrinsic will be replaced with a chain of basic blocks,
876 // that stores/loads element one-by-one if the appropriate mask bit is set.
879 // Expand reduction intrinsics into shuffle sequences if the target wants to.
880 // Allow disabling it for testing purposes.
887 // Convert conditional moves to conditional jumps when profitable.
892/// Turn exception handling constructs into something the code generators can
893/// handle.
895 const MCAsmInfo *MCAI = TM->getMCAsmInfo();
896 assert(MCAI && "No MCAsmInfo");
897 switch (MCAI->getExceptionHandlingType()) {
899 // SjLj piggy-backs on dwarf for this bit. The cleanups done apply to both
900 // Dwarf EH prepare needs to be run after SjLj prepare. Otherwise,
901 // catch info can get misplaced when a selector ends up more than one block
902 // removed from the parent invoke(s). This could happen when a landing
903 // pad is shared by multiple invokes and is also a target of a normal
904 // edge from elsewhere.
906 [[fallthrough]];
912 break;
914 // We support using both GCC-style and MSVC-style exceptions on Windows, so
915 // add both preparation passes. Each pass will only actually run if it
916 // recognizes the personality function.
919 break;
921 // Wasm EH uses Windows EH instructions, but it does not need to demote PHIs
922 // on catchpads and cleanuppads because it does not outline them into
923 // funclets. Catchswitch blocks are not lowered in SelectionDAG, so we
924 // should remove PHIs there.
925 addPass(createWinEHPass(/*DemoteCatchSwitchPHIOnly=*/true));
927 break;
931 // The lower invoke pass may create unreachable code. Remove it.
933 break;
934 }
937/// Add pass to prepare the LLVM IR for code generation. This should be done
938/// before exception handling preparation passes.
944/// Add common passes that perform LLVM IR to IR transforms in preparation for
945/// instruction selection.
947 addPreISel();
949 // Force codegen to run according to the callgraph.
955 // Add both the safe stack and the stack protection passes: each of them will
956 // only protect functions that have corresponding attributes.
960 if (PrintISelInput)
962 dbgs(), "\n\n*** Final LLVM Code input to ISel ***\n"));
964 // All passes which modify the LLVM IR are now complete; run the verifier
965 // to ensure that the IR is valid.
966 if (!DisableVerify)
971 // Enable FastISel with -fast-isel, but allow that to be overridden.
974 // Determine an instruction selector.
975 enum class SelectorType { SelectionDAG, FastISel, GlobalISel };
976 SelectorType Selector;
979 Selector = SelectorType::FastISel;
983 Selector = SelectorType::GlobalISel;
984 else if (TM->getOptLevel() == CodeGenOptLevel::None &&
986 Selector = SelectorType::FastISel;
987 else
988 Selector = SelectorType::SelectionDAG;
990 // Set consistently TM->Options.EnableFastISel and EnableGlobalISel.
991 if (Selector == SelectorType::FastISel) {
992 TM->setFastISel(true);
993 TM->setGlobalISel(false);
994 } else if (Selector == SelectorType::GlobalISel) {
995 TM->setFastISel(false);
996 TM->setGlobalISel(true);
997 }
999 // FIXME: Injecting into the DAGISel pipeline seems to cause issues with
1000 // analyses needing to be re-run. This can result in being unable to
1001 // schedule passes (particularly with 'Function Alias Analysis
1002 // Results'). It's not entirely clear why but AFAICT this seems to be
1003 // due to one FunctionPassManager not being able to use analyses from a
1004 // previous one. As we're injecting a ModulePass we break the usual
1005 // pass manager into two. GlobalISel with the fallback path disabled
1006 // and -run-pass seem to be unaffected. The majority of GlobalISel
1007 // testing uses -run-pass so this probably isn't too bad.
1008 SaveAndRestore SavedDebugifyIsSafe(DebugifyIsSafe);
1009 if (Selector != SelectorType::GlobalISel || !isGlobalISelAbortEnabled())
1010 DebugifyIsSafe = false;
1012 // Add instruction selector passes.
1013 if (Selector == SelectorType::GlobalISel) {
1014 SaveAndRestore SavedAddingMachinePasses(AddingMachinePasses, true);
1015 if (addIRTranslator())
1016 return true;
1021 return true;
1023 // Before running the register bank selector, ask the target if it
1024 // wants to run some passes.
1027 if (addRegBankSelect())
1028 return true;
1033 return true;
1035 // Pass to reset the MachineFunction if the ISel failed.
1039 // Provide a fallback path when we do not want to abort on
1040 // not-yet-supported input.
1042 return true;
1044 } else if (addInstSelector())
1045 return true;
1047 // Expand pseudo-instructions emitted by ISel. Don't run the verifier before
1048 // FinalizeISel.
1051 // Print the instruction selected machine code...
1052 printAndVerify("After Instruction Selection");
1054 return false;
1058 if (TM->useEmulatedTLS())
1065 addIRPasses();
1070 return addCoreISelPasses();
1073/// -regalloc=... command line option.
1074static FunctionPass *useDefaultRegisterAllocator() { return nullptr; }
1078 cl::desc("Register allocator to use"));
1080/// Add the complete set of target-independent postISel code generator passes.
1082/// This can be read as the standard order of major LLVM CodeGen stages. Stages
1083/// with nontrivial configuration or multiple passes are broken out below in
1084/// add%Stage routines.
1086/// Any TargetPassConfig::addXX routine may be overriden by the Target. The
1087/// addPre/Post methods with empty header implementations allow injecting
1088/// target-specific fixups just before or after major stages. Additionally,
1089/// targets have the flexibility to change pass order within a stage by
1090/// overriding default implementation of add%Stage routines below. Each
1091/// technique has maintainability tradeoffs because alternate pass orders are
1092/// not well supported. addPre/Post works better if the target pass is easily
1093/// tied to a common pass. But if it has subtle dependencies on multiple passes,
1094/// the target should override the stage instead.
1096/// TODO: We could use a single addPre/Post(ID) hook to allow pass injection
1097/// before/after any target-independent pass. But it's currently overkill.
1099 AddingMachinePasses = true;
1101 // Add passes that optimize machine instructions in SSA form.
1104 } else {
1105 // If the target requests it, assign local variables to stack slots relative
1106 // to one another and simplify frame index references where possible.
1108 }
1110 if (TM->Options.EnableIPRA)
1113 // Run pre-ra passes.
1116 // Debugifying the register allocator passes seems to provoke some
1117 // non-determinism that affects CodeGen and there doesn't seem to be a point
1118 // where it becomes safe again so stop debugifying here.
1119 DebugifyIsSafe = false;
1121 // Add a FSDiscriminator pass right before RA, so that we could get
1122 // more precise SampleFDO profile for RA.
1126 const std::string ProfileFile = getFSProfileFile(TM);
1127 if (!ProfileFile.empty() && !DisableRAFSProfileLoader)
1130 nullptr));
1131 }
1133 // Run register allocation and passes that are tightly coupled with it,
1134 // including phi elimination and scheduling.
1135 if (getOptimizeRegAlloc())
1137 else
1140 // Run post-ra passes.
1147 // Insert prolog/epilog code. Eliminate abstract frame index references...
1151 }
1153 // Prolog/Epilog inserter needs a TargetMachine to instantiate. But only
1154 // do so if it hasn't been disabled, substituted, or overridden.
1158 /// Add passes that optimize machine instructions after register allocation.
1162 // Expand pseudo instructions before second scheduling pass.
1165 // Run pre-sched2 passes.
1166 addPreSched2();
1171 // Second pass scheduler.
1172 // Let Target optionally insert this pass by itself at some other
1173 // point.
1176 if (MISchedPostRA)
1178 else
1180 }
1182 // GC
1183 addGCPasses();
1185 // Basic block placement.
1189 // Insert before XRay Instrumentation.
1197 if (TM->Options.EnableIPRA)
1198 // Collect register usage information and produce a register mask of
1199 // clobbered registers, to be used to optimize call sites.
1202 // FIXME: Some backends are incompatible with running the verifier after
1203 // addPreEmitPass. Maybe only pass "false" here for those targets?
1213 bool RunOnAllFunctions =
1215 bool AddOutliner =
1216 RunOnAllFunctions || TM->Options.SupportsDefaultOutlining;
1217 if (AddOutliner)
1218 addPass(createMachineOutlinerPass(RunOnAllFunctions));
1219 }
1221 if (GCEmptyBlocks)
1228 bool NeedsBBSections =
1230 // Machine function splitter uses the basic block sections feature. Both
1231 // cannot be enabled at the same time. We do not apply machine function
1232 // splitter if -basic-block-sections is requested.
1233 if (!NeedsBBSections && (TM->Options.EnableMachineFunctionSplitter ||
1235 const std::string ProfileFile = getFSProfileFile(TM);
1236 if (!ProfileFile.empty()) {
1239 ProfileFile, getFSRemappingFile(TM),
1241 } else {
1242 // Sample profile is given, but FSDiscriminator is not
1243 // enabled, this may result in performance regression.
1245 << "Using AutoFDO without FSDiscriminator for MFS may regress "
1246 "performance.\n";
1247 }
1248 }
1250 }
1251 // We run the BasicBlockSections pass if either we need BB sections or BB
1252 // address map (or both).
1253 if (NeedsBBSections || TM->Options.BBAddrMap) {
1258 }
1260 }
1269 // Add passes that directly emit MI after all other MI passes.
1272 AddingMachinePasses = false;
1275/// Add passes that optimize machine instructions in SSA form.
1277 // Pre-ra tail duplication.
1280 // Optimize PHIs before DCE: removing dead PHI cycles may make more
1281 // instructions dead.
1284 // This pass merges large allocas. StackSlotColoring is a different pass
1285 // which merges spill slots.
1288 // If the target requests it, assign local variables to stack slots relative
1289 // to one another and simplify frame index references where possible.
1292 // With optimization, dead code should already be eliminated. However
1293 // there is one known exception: lowered code for arguments that are only
1294 // used by tail calls, where the tail calls reuse the incoming stack
1295 // arguments directly (see t11 in test/CodeGen/X86/sibcall.ll).
1298 // Allow targets to insert passes that improve instruction level parallelism,
1299 // like if-conversion. Such passes will typically need dominator trees and
1300 // loop info, just like LICM and CSE below.
1301 addILPOpts();
1309 // Clean-up the dead code that may have been generated by peephole
1310 // rewriting.
1315/// Register Allocation Pass Configuration
1319 switch (OptimizeRegAlloc) {
1320 case cl::BOU_UNSET:
1322 case cl::BOU_TRUE: return true;
1323 case cl::BOU_FALSE: return false;
1324 }
1325 llvm_unreachable("Invalid optimize-regalloc state");
1328/// A dummy default pass factory indicates whether the register allocator is
1329/// overridden on the command line.
1332static RegisterRegAlloc
1334 "pick register allocator based on -O option",
1342/// Instantiate the default register allocator pass for this target for either
1343/// the optimized or unoptimized allocation path. This will be added to the pass
1344/// manager by addFastRegAlloc in the unoptimized case or addOptimizedRegAlloc
1345/// in the optimized case.
1347/// A target that uses the standard regalloc pass order for fast or optimized
1348/// allocation may still override this for per-target regalloc
1349/// selection. But -regalloc=... always takes precedence.
1351 if (Optimized)
1353 else
1357/// Find and instantiate the register allocation pass requested by this target
1358/// at the current optimization level. Different register allocators are
1359/// defined as separate passes because they may require different analysis.
1361/// This helper ensures that the regalloc= option is always available,
1362/// even for targets that override the default allocator.
1364/// FIXME: When MachinePassRegistry register pass IDs instead of function ptrs,
1365/// this can be folded into addPass.
1367 // Initialize the global default.
1372 if (Ctor != useDefaultRegisterAllocator)
1373 return Ctor();
1375 // With no -regalloc= override, ask the target for a regalloc pass.
1376 return createTargetRegisterAllocator(Optimized);
1380 return RegAlloc !=
1387 report_fatal_error("Must use fast (default) register allocator for unoptimized regalloc.");
1391 // Allow targets to change the register assignments after
1392 // fast register allocation.
1394 return true;
1398 // Add the selected register allocation pass.
1401 // Allow targets to change the register assignments before rewriting.
1402 addPreRewrite();
1404 // Finally rewrite virtual registers.
1407 // Regalloc scoring for ML-driven eviction - noop except when learning a new
1408 // eviction policy.
1410 return true;
1413/// Return true if the default global register allocator is in use and
1414/// has not be overriden on the command line with '-regalloc=...'
1416 return RegAlloc.getNumOccurrences() == 0;
1419/// Add the minimum set of target-independent passes that are required for
1420/// register allocation. No coalescing or scheduling.
1428/// Add standard target-independent passes that are tightly coupled with
1429/// optimized register allocation, including coalescing, machine instruction
1430/// scheduling, and register allocation itself.
1438 // LiveVariables currently requires pure SSA form.
1439 //
1440 // FIXME: Once TwoAddressInstruction pass no longer uses kill flags,
1441 // LiveVariables can be removed completely, and LiveIntervals can be directly
1442 // computed. (We still either need to regenerate kill flags after regalloc, or
1443 // preferably fix the scavenger to not depend on them).
1444 // FIXME: UnreachableMachineBlockElim is a dependant pass of LiveVariables.
1445 // When LiveVariables is removed this has to be removed/moved either.
1446 // Explicit addition of UnreachableMachineBlockElim allows stopping before or
1447 // after it with -stop-before/-stop-after.
1451 // Edge splitting is smarter with machine loop info.
1455 // Eventually, we want to run LiveIntervals before PHI elimination.
1462 // The machine scheduler may accidentally create disconnected components
1463 // when moving subregister definitions around, avoid this by splitting them to
1464 // separate vregs before. Splitting can also improve reg. allocation quality.
1467 // PreRA instruction scheduling.
1471 // Perform stack slot coloring and post-ra machine LICM.
1474 // Allow targets to expand pseudo instructions depending on the choice of
1475 // registers before MachineCopyPropagation.
1478 // Copy propagate to forward register uses and try to eliminate COPYs that
1479 // were not coalesced.
1482 // Run post-ra machine LICM to hoist reloads / remats.
1483 //
1484 // FIXME: can this move into MachineLateOptimization?
1486 }
1490/// Post RegAlloc Pass Configuration
1493/// Add passes that optimize machine instructions after register allocation.
1495 // Cleanup of redundant immediate/address loads.
1498 // Branch folding must be run after regalloc and prolog/epilog insertion.
1501 // Tail duplication.
1502 // Note that duplicating tail just increases code size and degrades
1503 // performance for targets that require Structured Control Flow.
1504 // In addition it can also make CFG irreducible. Thus we disable it.
1505 if (!TM->requiresStructuredCFG())
1508 // Copy propagation.
1512/// Add standard GC passes.
1515 return true;
1518/// Add standard basic block placement passes.
1523 const std::string ProfileFile = getFSProfileFile(TM);
1524 if (!ProfileFile.empty() && !DisableLayoutFSProfileLoader)
1527 nullptr));
1528 }
1530 // Run a separate pass to collect block placement statistics.
1533 }
1537/// GlobalISel Configuration
1548 return true;
1551std::unique_ptr<CSEConfigBase> TargetPassConfig::getCSEConfig() const {
1552 return std::make_unique<CSEConfigBase>();
This is the interface for LLVM's primary stateless and local alias analysis.
Definition: CommandLine.h:693
Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx
This file defines the DenseMap class.
std::string Name
This file contains an interface for creating legacy passes to print out IR in various granularities.
#define I(x, y, z)
Definition: MD5.cpp:58
#define P(N)
ppc ctr loops PowerPC CTR Loops Verify
const char LLVMTargetMachineRef TM
PassInstrumentationCallbacks PIC
This file defines the Pass Instrumentation classes that provide instrumentation points into the pass ...
#define INITIALIZE_PASS(passName, arg, name, cfg, analysis)
Definition: PassSupport.h:38
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
This file provides utility classes that use RAII to save and restore values.
This is the interface for a metadata-based scoped no-alias analysis.
This file defines the SmallVector class.
static const char StopAfterOptName[]
static cl::opt< bool > DisableExpandReductions("disable-expand-reductions", cl::init(false), cl::Hidden, cl::desc("Disable the expand reduction intrinsics pass from running"))
Disable the expand reductions pass for testing.
static cl::opt< bool > EnableImplicitNullChecks("enable-implicit-null-checks", cl::desc("Fold null checks into faulting memory operations"), cl::init(false), cl::Hidden)
static cl::opt< bool > DisableMachineSink("disable-machine-sink", cl::Hidden, cl::desc("Disable Machine Sinking"))
static cl::opt< cl::boolOrDefault > DebugifyAndStripAll("debugify-and-strip-all-safe", cl::Hidden, cl::desc("Debugify MIR before and Strip debug after " "each pass except those known to be unsafe " "when debug info is present"))
static llvm::once_flag InitializeDefaultRegisterAllocatorFlag
A dummy default pass factory indicates whether the register allocator is overridden on the command li...
static cl::opt< bool > DisableAtExitBasedGlobalDtorLowering("disable-atexit-based-global-dtor-lowering", cl::Hidden, cl::desc("For MachO, disable atexit()-based global destructor lowering"))
static cl::opt< RegisterRegAlloc::FunctionPassCtor, false, RegisterPassParser< RegisterRegAlloc > > RegAlloc("regalloc", cl::Hidden, cl::init(&useDefaultRegisterAllocator), cl::desc("Register allocator to use"))
static cl::opt< bool > PrintISelInput("print-isel-input", cl::Hidden, cl::desc("Print LLVM IR input to isel pass"))
static FunctionPass * useDefaultRegisterAllocator()
-regalloc=... command line option.
static cl::opt< bool > DisablePostRASched("disable-post-ra", cl::Hidden, cl::desc("Disable Post Regalloc Scheduler"))
static cl::opt< bool > EnableBlockPlacementStats("enable-block-placement-stats", cl::Hidden, cl::desc("Collect probability-driven block placement stats"))
static cl::opt< bool > DisableMachineDCE("disable-machine-dce", cl::Hidden, cl::desc("Disable Machine Dead Code Elimination"))
static std::string getFSRemappingFile(const TargetMachine *TM)
static const char StopBeforeOptName[]
static AnalysisID getPassIDFromName(StringRef PassName)
static cl::opt< bool > DisableEarlyIfConversion("disable-early-ifcvt", cl::Hidden, cl::desc("Disable Early If-conversion"))
static cl::opt< bool > DisableReplaceWithVecLib("disable-replace-with-vec-lib", cl::Hidden, cl::desc("Disable replace with vector math call pass"))
static cl::opt< bool > EnableMachineFunctionSplitter("enable-split-machine-functions", cl::Hidden, cl::desc("Split out cold blocks from machine functions based on profile " "information."))
Enable the machine function splitter pass.
static IdentifyingPassPtr overridePass(AnalysisID StandardID, IdentifyingPassPtr TargetID)
Allow standard passes to be disabled by the command line, regardless of who is adding the pass.
static std::pair< StringRef, unsigned > getPassNameAndInstanceNum(StringRef PassName)
static cl::opt< bool > PrintAfterISel("print-after-isel", cl::init(false), cl::Hidden, cl::desc("Print machine instrs after ISel"))
static cl::opt< cl::boolOrDefault > VerifyMachineCode("verify-machineinstrs", cl::Hidden, cl::desc("Verify generated machine code"))
static cl::opt< bool > DisablePartialLibcallInlining("disable-partial-libcall-inlining", cl::Hidden, cl::desc("Disable Partial Libcall Inlining"))
#define SET_BOOLEAN_OPTION(Option)
static cl::opt< std::string > StartAfterOpt(StringRef(StartAfterOptName), cl::desc("Resume compilation after a specific pass"), cl::value_desc("pass-name"), cl::init(""), cl::Hidden)
static cl::opt< bool > DisableBlockPlacement("disable-block-placement", cl::Hidden, cl::desc("Disable probability-driven block placement"))
static cl::opt< bool > DisableRAFSProfileLoader("disable-ra-fsprofile-loader", cl::init(false), cl::Hidden, cl::desc("Disable MIRProfileLoader before RegAlloc"))
static cl::opt< std::string > StopAfterOpt(StringRef(StopAfterOptName), cl::desc("Stop compilation after a specific pass"), cl::value_desc("pass-name"), cl::init(""), cl::Hidden)
static void initializeDefaultRegisterAllocatorOnce()
static cl::opt< bool > PrintLSR("print-lsr-output", cl::Hidden, cl::desc("Print LLVM IR produced by the loop-reduce pass"))
static cl::opt< bool > DisableSelectOptimize("disable-select-optimize", cl::init(true), cl::Hidden, cl::desc("Disable the select-optimization pass from running"))
Disable the select optimization pass.
static cl::opt< std::string > FSRemappingFile("fs-remapping-file", cl::init(""), cl::value_desc("filename"), cl::desc("Flow Sensitive profile remapping file name."), cl::Hidden)
static cl::opt< bool > DisableCFIFixup("disable-cfi-fixup", cl::Hidden, cl::desc("Disable the CFI fixup pass"))
static cl::opt< bool > DisablePostRAMachineLICM("disable-postra-machine-licm", cl::Hidden, cl::desc("Disable Machine LICM"))
static const char StartBeforeOptName[]
static const PassInfo * getPassInfo(StringRef PassName)
static cl::opt< bool > EarlyLiveIntervals("early-live-intervals", cl::Hidden, cl::desc("Run live interval analysis earlier in the pipeline"))
static cl::opt< bool > DisableMachineLICM("disable-machine-licm", cl::Hidden, cl::desc("Disable Machine LICM"))
static cl::opt< cl::boolOrDefault > EnableGlobalISelOption("global-isel", cl::Hidden, cl::desc("Enable the \"global\" instruction selector"))
static cl::opt< bool > DisableTailDuplicate("disable-tail-duplicate", cl::Hidden, cl::desc("Disable tail duplication"))
static cl::opt< bool > DisablePostRAMachineSink("disable-postra-machine-sink", cl::Hidden, cl::desc("Disable PostRA Machine Sinking"))
static const char StartAfterOptName[]
Option names for limiting the codegen pipeline.
static cl::opt< bool > EnableIPRA("enable-ipra", cl::init(false), cl::Hidden, cl::desc("Enable interprocedural register allocation " "to reduce load/store at procedure calls."))
static cl::opt< bool > DisableCGP("disable-cgp", cl::Hidden, cl::desc("Disable Codegen Prepare"))
static std::string getFSProfileFile(const TargetMachine *TM)
static cl::opt< std::string > StartBeforeOpt(StringRef(StartBeforeOptName), cl::desc("Resume compilation before a specific pass"), cl::value_desc("pass-name"), cl::init(""), cl::Hidden)
static IdentifyingPassPtr applyDisable(IdentifyingPassPtr PassID, bool Override)
Allow standard passes to be disabled by command line options.
static cl::opt< bool > GCEmptyBlocks("gc-empty-basic-blocks", cl::init(false), cl::Hidden, cl::desc("Enable garbage-collecting empty basic blocks"))
Enable garbage-collecting empty basic blocks.
static cl::opt< GlobalISelAbortMode > EnableGlobalISelAbort("global-isel-abort", cl::Hidden, cl::desc("Enable abort calls when \"global\" instruction selection " "fails to lower/select an instruction"), cl::values(clEnumValN(GlobalISelAbortMode::Disable, "0", "Disable the abort"), clEnumValN(GlobalISelAbortMode::Enable, "1", "Enable the abort"), clEnumValN(GlobalISelAbortMode::DisableWithDiag, "2", "Disable the abort but emit a diagnostic on failure")))
static cl::opt< bool > DisableEarlyTailDup("disable-early-taildup", cl::Hidden, cl::desc("Disable pre-register allocation tail duplication"))
static cl::opt< bool > DisableConstantHoisting("disable-constant-hoisting", cl::Hidden, cl::desc("Disable ConstantHoisting"))
static cl::opt< cl::boolOrDefault > EnableFastISelOption("fast-isel", cl::Hidden, cl::desc("Enable the \"fast\" instruction selector"))
static cl::opt< bool > DisableSSC("disable-ssc", cl::Hidden, cl::desc("Disable Stack Slot Coloring"))
static cl::opt< bool > DisableBranchFold("disable-branch-fold", cl::Hidden, cl::desc("Disable branch folding"))
#define DISABLE_PASS(Option, Name)
static RegisterRegAlloc defaultRegAlloc("default", "pick register allocator based on -O option", useDefaultRegisterAllocator)
static cl::opt< std::string > StopBeforeOpt(StringRef(StopBeforeOptName), cl::desc("Stop compilation before a specific pass"), cl::value_desc("pass-name"), cl::init(""), cl::Hidden)
static cl::opt< bool > DisableMachineCSE("disable-machine-cse", cl::Hidden, cl::desc("Disable Machine Common Subexpression Elimination"))
static cl::opt< bool > DisableLayoutFSProfileLoader("disable-layout-fsprofile-loader", cl::init(false), cl::Hidden, cl::desc("Disable MIRProfileLoader before BlockPlacement"))
static cl::opt< bool > MISchedPostRA("misched-postra", cl::Hidden, cl::desc("Run MachineScheduler post regalloc (independent of preRA sched)"))
static cl::opt< bool > DisableMergeICmps("disable-mergeicmps", cl::desc("Disable MergeICmps Pass"), cl::init(false), cl::Hidden)
static cl::opt< RunOutliner > EnableMachineOutliner("enable-machine-outliner", cl::desc("Enable the machine outliner"), cl::Hidden, cl::ValueOptional, cl::init(RunOutliner::TargetDefault), cl::values(clEnumValN(RunOutliner::AlwaysOutline, "always", "Run on all functions guaranteed to be beneficial"), clEnumValN(RunOutliner::NeverOutline, "never", "Disable all outlining"), clEnumValN(RunOutliner::AlwaysOutline, "", "")))
static cl::opt< bool > DisableCopyProp("disable-copyprop", cl::Hidden, cl::desc("Disable Copy Propagation pass"))
static cl::opt< cl::boolOrDefault > OptimizeRegAlloc("optimize-regalloc", cl::Hidden, cl::desc("Enable optimized register allocation compilation path."))
static cl::opt< bool > DisableLSR("disable-lsr", cl::Hidden, cl::desc("Disable Loop Strength Reduction Pass"))
static cl::opt< std::string > FSProfileFile("fs-profile-file", cl::init(""), cl::value_desc("filename"), cl::desc("Flow Sensitive profile file name."), cl::Hidden)
static cl::opt< cl::boolOrDefault > DebugifyCheckAndStripAll("debugify-check-and-strip-all-safe", cl::Hidden, cl::desc("Debugify MIR before, by checking and stripping the debug info after, " "each pass except those known to be unsafe when debug info is " "present"))
#define SET_OPTION(Option)
Target-Independent Code Generator Pass Configuration Options pass.
This pass exposes codegen information to IR-level passes.
This is the interface for a metadata-based TBAA.
Defines the virtual file system interface vfs::FileSystem.
static const char PassName[]
Definition: Any.h:28
This pass is required by interprocedural register allocation.
Tagged union holding either a T or a Error.
Definition: Error.h:474
This is a fast-path instruction selection class that generates poor code and doesn't support illegal ...
Definition: FastISel.h:66
FunctionPass class - This class is used to implement most global optimizations.
Definition: Pass.h:311
Discriminated union of Pass ID types.
AnalysisID getID() const
ImmutablePass class - This class is used to provide information that does not need to be run.
Definition: Pass.h:282
This class describes a target machine that is implemented with the LLVM target-independent code gener...
virtual bool isMachineVerifierClean() const
Returns true if the target is expected to pass all machine verifier checks.
virtual bool useIPRA() const
True if the target wants to use interprocedural register allocation by default.
virtual TargetPassConfig * createPassConfig(PassManagerBase &PM)
Create a pass configuration object to be used by addPassToEmitX methods for generating a pipeline of ...
This class is intended to be used as a base class for asm properties and features specific to the tar...
Definition: MCAsmInfo.h:56
ExceptionHandling getExceptionHandlingType() const
Definition: MCAsmInfo.h:780
DenseMap< AnalysisID, IdentifyingPassPtr > TargetPasses
SmallVector< InsertedPass, 4 > InsertedPasses
Store the pairs of <AnalysisID, AnalysisID> of which the second pass is inserted after each instance ...
PassInfo class - An instance of this class exists for every pass known by the system,...
Definition: PassInfo.h:30
const void * getTypeInfo() const
getTypeInfo - Return the id object for the pass... TODO : Rename
Definition: PassInfo.h:71
This class manages callbacks registration, as well as provides a way for PassInstrumentation to pass ...
void registerShouldRunOptionalPassCallback(CallableT C)
PassRegistry - This class manages the registration and intitialization of the pass subsystem as appli...
Definition: PassRegistry.h:37
static PassRegistry * getPassRegistry()
getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...
const PassInfo * getPassInfo(const void *TI) const
getPassInfo - Look up a pass' corresponding PassInfo, indexed by the pass' type identifier (&MyPass::...
Pass interface - Implemented by all 'passes'.
Definition: Pass.h:94
static Pass * createPass(AnalysisID ID)
Definition: Pass.cpp:200
AnalysisID getPassID() const
getPassID - Return the PassID number that corresponds to this pass.
Definition: Pass.h:113
RegisterPassParser class - Handle the addition of new machine passes.
static void setDefault(FunctionPassCtor C)
This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...
Definition: SelectionDAG.h:225
reference emplace_back(ArgTypes &&... Args)
Definition: SmallVector.h:950
This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.
Definition: SmallVector.h:1209
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:50
bool getAsInteger(unsigned Radix, T &Result) const
Parse the current string as an integer of the specified radix.
Definition: StringRef.h:463
constexpr bool empty() const
empty - Check if the string is empty.
Definition: StringRef.h:134
Primary interface to the complete machine description for the target machine.
Definition: TargetMachine.h:76
const Triple & getTargetTriple() const
void setFastISel(bool Enable)
const MemoryBuffer * getBBSectionsFuncListBuf() const
Get the list of functions and basic block ids that need unique sections.
bool useEmulatedTLS() const
Returns true if this target uses emulated TLS.
virtual bool targetSchedulesPostRAScheduling() const
True if subtarget inserts the final scheduling pass on its own.
bool requiresStructuredCFG() const
void setGlobalISel(bool Enable)
TargetIRAnalysis getTargetIRAnalysis() const
Get a TargetIRAnalysis appropriate for the target.
TargetOptions Options
void setO0WantsFastISel(bool Enable)
CodeGenOptLevel getOptLevel() const
Returns the optimization level: None, Less, Default, or Aggressive.
llvm::BasicBlockSection getBBSectionsType() const
If basic blocks should be emitted into their own section, corresponding to -fbasic-block-sections.
const MCAsmInfo * getMCAsmInfo() const
Return target specific asm information.
unsigned EnableMachineOutliner
Enables the MachineOutliner pass.
GlobalISelAbortMode GlobalISelAbort
EnableGlobalISelAbort - Control abort behaviour when global instruction selection fails to lower/sele...
unsigned EnableCFIFixup
Enable the CFIFixup pass.
unsigned SupportsDefaultOutlining
Set if the target supports default outlining behaviour.
unsigned EnableMachineFunctionSplitter
Enables the MachineFunctionSplitter pass.
unsigned EnableIPRA
This flag enables InterProcedural Register Allocation (IPRA).
unsigned EnableGlobalISel
EnableGlobalISel - This flag enables global instruction selection.
Target-Independent Code Generator Pass Configuration Options.
bool usingDefaultRegAlloc() const
Return true if the default global register allocator is in use and has not be overriden on the comman...
bool requiresCodeGenSCCOrder() const
void addCheckDebugPass()
Add a pass to check synthesized debug info for MIR.
LLVMTargetMachine * TM
virtual void addPreLegalizeMachineIR()
This method may be implemented by targets that want to run passes immediately before legalization.
void addPrintPass(const std::string &Banner)
Add a pass to print the machine function if printing is enabled.
virtual void addPreEmitPass2()
Targets may add passes immediately before machine code is emitted in this callback.
virtual std::unique_ptr< CSEConfigBase > getCSEConfig() const
Returns the CSEConfig object to use for the current optimization level.
void printAndVerify(const std::string &Banner)
printAndVerify - Add a pass to dump then verify the machine function, if those steps are enabled.
static bool hasLimitedCodeGenPipeline()
Returns true if one of the -start-after, -start-before, -stop-after or -stop-before options is set.
static Expected< StartStopInfo > getStartStopInfo(PassInstrumentationCallbacks &PIC)
Returns pass name in -stop-before or -stop-after NOTE: New pass manager migration only.
virtual void addCodeGenPrepare()
Add pass to prepare the LLVM IR for code generation.
void insertPass(AnalysisID TargetPassID, IdentifyingPassPtr InsertedPassID)
Insert InsertedPassID pass after TargetPassID pass.
void addMachinePostPasses(const std::string &Banner)
Add standard passes after a pass that has just been added.
virtual void addPreSched2()
This method may be implemented by targets that want to run passes after prolog-epilog insertion and b...
virtual bool isGISelCSEEnabled() const
Check whether continuous CSE should be enabled in GISel passes.
virtual bool addILPOpts()
Add passes that optimize instruction level parallelism for out-of-order targets.
virtual void addPostRegAlloc()
This method may be implemented by targets that want to run passes after register allocation pass pipe...
void addDebugifyPass()
Add a pass to add synthesized debug info to the MIR.
virtual bool addInstSelector()
addInstSelector - This method should install an instruction selector pass, which converts from LLVM c...
CodeGenOptLevel getOptLevel() const
virtual bool addPreISel()
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where t...
void setOpt(bool &Opt, bool Val)
virtual void addBlockPlacement()
Add standard basic block placement passes.
virtual FunctionPass * createRegAllocPass(bool Optimized)
addMachinePasses helper to create the target-selected or overriden regalloc pass.
virtual void addPostBBSections()
This pass may be implemented by targets that want to run passes immediately after basic block section...
virtual void addOptimizedRegAlloc()
addOptimizedRegAlloc - Add passes related to register allocation.
virtual bool addRegAssignAndRewriteFast()
Add core register allocator passes which do the actual register assignment and rewriting.
virtual void addPreEmitPass()
This pass may be implemented by targets that want to run passes immediately before machine code is em...
bool isGlobalISelAbortEnabled() const
Check whether or not GlobalISel should abort on error.
bool getOptimizeRegAlloc() const
Return true if the optimized regalloc pipeline is enabled.
bool isCustomizedRegAlloc()
Return true if register allocator is specified by -regalloc=override.
virtual void addPreRegBankSelect()
This method may be implemented by targets that want to run passes immediately before the register ban...
virtual bool reportDiagnosticWhenGlobalISelFallback() const
Check whether or not a diagnostic should be emitted when GlobalISel uses the fallback path.
virtual bool addPreRewrite()
addPreRewrite - Add passes to the optimized register allocation pipeline after register allocation is...
virtual bool addRegBankSelect()
This method should install a register bank selector pass, which assigns register banks to virtual reg...
void setRequiresCodeGenSCCOrder(bool Enable=true)
virtual void addMachineLateOptimization()
Add passes that optimize machine instructions after register allocation.
virtual void addMachinePasses()
Add the complete, standard set of LLVM CodeGen passes.
virtual void addIRPasses()
Add common target configurable passes that perform LLVM IR to IR transforms following machine indepen...
virtual void addPreGlobalInstructionSelect()
This method may be implemented by targets that want to run passes immediately before the (global) ins...
virtual void addFastRegAlloc()
addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast registe...
virtual bool addLegalizeMachineIR()
This method should install a legalize pass, which converts the instruction sequence into one that can...
virtual void addMachineSSAOptimization()
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.
void substitutePass(AnalysisID StandardID, IdentifyingPassPtr TargetID)
Allow the target to override a specific pass without overriding the pass pipeline.
virtual bool addRegAssignAndRewriteOptimized()
virtual bool addGlobalInstructionSelect()
This method should install a (global) instruction selector pass, which converts possibly generic inst...
virtual void addPreRegAlloc()
This method may be implemented by targets that want to run passes immediately before register allocat...
static std::string getLimitedCodeGenPipelineReason()
If hasLimitedCodeGenPipeline is true, this method returns a string with the name of the options that ...
AnalysisID addPass(AnalysisID PassID)
Utilities for targets to add passes to the pass manager.
void addPassesToHandleExceptions()
Add passes to lower exception handling for the code generator.
void addStripDebugPass()
Add a pass to remove debug info from the MIR.
bool isPassSubstitutedOrOverridden(AnalysisID ID) const
Return true if the pass has been substituted by the target or overridden on the command line.
bool addCoreISelPasses()
Add the actual instruction selection passes.
virtual void addISelPrepare()
Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection.
static bool willCompleteCodeGenPipeline()
Returns true if none of the -stop-before and -stop-after options is set.
void addMachinePrePasses(bool AllowDebugify=true)
Add standard passes before a pass that's about to be added.
virtual bool addGCPasses()
addGCPasses - Add late codegen passes that analyze code for garbage collection.
virtual bool addIRTranslator()
This method should install an IR translator pass, which converts from LLVM code to machine instructio...
void addVerifyPass(const std::string &Banner)
Add a pass to perform basic verification of the machine function if verification is enabled.
virtual FunctionPass * createTargetRegisterAllocator(bool Optimized)
createTargetRegisterAllocator - Create the register allocator pass for this target at the current opt...
virtual bool addPostFastRegAllocRewrite()
addPostFastRegAllocRewrite - Add passes to the optimized register allocation pipeline after fast regi...
IdentifyingPassPtr getPassSubstitution(AnalysisID StandardID) const
Return the pass substituted for StandardID by the target.
bool addISelPasses()
High level function that adds all passes necessary to go from llvm IR representation to the MI repres...
virtual void addPostRewrite()
Add passes to be run immediately after virtual registers are rewritten to physical registers.
bool isOSBinFormatMachO() const
Tests whether the environment is MachO.
Definition: Triple.h:732
Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...
Definition: Twine.h:81
static raw_ostream & warning()
Convenience method for printing "warning: " to stderr.
Definition: WithColor.cpp:85
PassManagerBase - An abstract interface to allow code to add passes to a pass manager without having ...
virtual void add(Pass *P)=0
Add a pass to the queue of passes to run.
#define llvm_unreachable(msg)
Marks that the current location is not supposed to be reachable.
@ ValueOptional
Definition: CommandLine.h:131
ValuesClass values(OptsTy... Options)
Helper to build a ValuesClass by forwarding a variable number of arguments as an initializer list to ...
Definition: CommandLine.h:718
initializer< Ty > init(const Ty &Val)
Definition: CommandLine.h:450
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:18
FunctionPass * createFastRegisterAllocator()
FastRegisterAllocation Pass - This pass register allocates as fast as possible.
char & EarlyMachineLICMID
This pass performs loop invariant code motion on machine instructions.
char & GCMachineCodeAnalysisID
GCMachineCodeAnalysis - Target-independent pass to mark safe points in machine code.
char & FEntryInserterID
This pass inserts FEntry calls.
FunctionPass * createUnreachableBlockEliminationPass()
createUnreachableBlockEliminationPass - The LLVM code generator does not work well with unreachable b...
FunctionPass * createSjLjEHPreparePass(const TargetMachine *TM)
createSjLjEHPreparePass - This pass adapts exception handling code to use the GCC-style builtin setjm...
FunctionPass * createTLSVariableHoistPass()
char & GCLoweringID
GCLowering Pass - Used by gc.root to perform its default lowering operations.
char & InitUndefID
Definition: InitUndef.cpp:98
char & RegisterCoalescerID
RegisterCoalescer - This pass merges live ranges to eliminate copies.
FunctionPass * createGreedyRegisterAllocator()
Greedy register allocation pass - This pass implements a global register allocator for optimized buil...
MachineFunctionPass * createBasicBlockPathCloningPass()
FunctionPass * createConstantHoistingPass()
char & OptimizePHIsID
OptimizePHIs - This pass optimizes machine instruction PHIs to take advantage of opportunities create...
FunctionPass * createSafeStackPass()
This pass splits the stack into a safe stack and an unsafe stack to protect against stack-based overf...
Definition: SafeStack.cpp:974
char & EarlyTailDuplicateID
Duplicate blocks with unconditional branches into tails of their predecessors.
void registerCodeGenCallback(PassInstrumentationCallbacks &PIC, LLVMTargetMachine &)
char & MachineSinkingID
MachineSinking - This pass performs sinking on machine instructions.
@ SjLj
setjmp/longjmp based exceptions
z/OS MVS Exception Handling.
@ None
No exception support.
AIX Exception Handling.
@ DwarfCFI
DWARF-like instruction based exceptions.
@ WinEH
Windows Exception Handling.
@ Wasm
WebAssembly Exception Handling.
FunctionPass * createSelectOptimizePass()
This pass converts conditional moves to conditional jumps when profitable.
FunctionPass * createWasmEHPass()
createWasmEHPass - This pass adapts exception handling code to use WebAssembly's exception handling s...
char & FixupStatepointCallerSavedID
The pass fixups statepoint machine instruction to replace usage of caller saved registers with stack ...
FunctionPass * createExpandVectorPredicationPass()
This pass expands the vector predication intrinsics into unpredicated instructions with selects or ju...
MachineFunctionPass * createBasicBlockSectionsPass()
createBasicBlockSections Pass - This pass assigns sections to machine basic blocks and is enabled wit...
MachineFunctionPass * createPrologEpilogInserterPass()
char & TailDuplicateID
TailDuplicate - Duplicate blocks with unconditional branches into tails of their predecessors.
MachineFunctionPass * createGCEmptyBasicBlocksPass()
createGCEmptyBasicblocksPass - Empty basic blocks (basic blocks without real code) appear as the resu...
FunctionPass * createCallBrPass()
ModulePass * createStripDebugMachineModulePass(bool OnlyDebugified)
Creates MIR Strip Debug pass.
char & ExpandPostRAPseudosID
ExpandPostRAPseudos - This pass expands pseudo instructions after register allocation.
char & PatchableFunctionID
This pass implements the "patchable-function" attribute.
FunctionPass * createScalarizeMaskedMemIntrinLegacyPass()
ModulePass * createLowerEmuTLSPass()
LowerEmuTLS - This pass generates __emutls_[vt].xyz variables for all TLS variables for the emulated ...
char & PostRASchedulerID
PostRAScheduler - This pass performs post register allocation scheduling.
FunctionPass * createStackProtectorPass()
createStackProtectorPass - This pass adds stack protectors to functions.
char & MachineSchedulerID
MachineScheduler - This pass schedules machine instructions.
char & PeepholeOptimizerID
PeepholeOptimizer - This pass performs peephole optimizations - like extension and comparison elimina...
char & PostMachineSchedulerID
PostMachineScheduler - This pass schedules machine instructions postRA.
char & LiveDebugValuesID
LiveDebugValues pass.
char & PrologEpilogCodeInserterID
PrologEpilogCodeInserter - This pass inserts prolog and epilog code, and eliminates abstract frame re...
FunctionPass * createExpandLargeFpConvertPass()
ImmutablePass * createBasicBlockSectionsProfileReaderWrapperPass(const MemoryBuffer *Buf)
char & MachineLoopInfoID
MachineLoopInfo - This pass is a loop analysis pass.
cl::opt< bool > EnableFSDiscriminator
char & ShadowStackGCLoweringID
ShadowStackGCLowering - Implements the custom lowering mechanism used by the shadow stack GC.
MachineFunctionPass * createStackFrameLayoutAnalysisPass()
StackFramePrinter pass - This pass prints out the machine function's stack frame to the given stream ...
FunctionPass * createMIRAddFSDiscriminatorsPass(sampleprof::FSDiscriminatorPass P)
Add Flow Sensitive Discriminators.
char & MachineSanitizerBinaryMetadataID
char & ImplicitNullChecksID
ImplicitNullChecks - This pass folds null pointer checks into nearby memory operations.
ModulePass * createPreISelIntrinsicLoweringPass()
This pass lowers the @llvm.load.relative and @llvm.objc.
void initializeAAResultsWrapperPassPass(PassRegistry &)
char & ShrinkWrapID
ShrinkWrap pass. Look for the best place to insert save and restore.
Definition: ShrinkWrap.cpp:288
char & MachineLateInstrsCleanupID
MachineLateInstrsCleanup - This pass removes redundant identical instructions after register allocati...
ImmutablePass * createScopedNoAliasAAWrapperPass()
FunctionPass * createExpandMemCmpLegacyPass()
ModulePass * createLowerGlobalDtorsLegacyPass()
FunctionPass * createLowerInvokePass()
Definition: LowerInvoke.cpp:85
FunctionPass * createRegUsageInfoCollector()
This pass is executed POST-RA to collect which physical registers are preserved by given machine func...
raw_ostream & dbgs()
dbgs() - This returns a reference to a raw_ostream for debugging messages.
Definition: Debug.cpp:163
char & XRayInstrumentationID
This pass inserts the XRay instrumentation sleds if they are supported by the target platform.
void report_fatal_error(Error Err, bool gen_crash_diag=true)
Report a serious error, calling any installed error handler.
Definition: Error.cpp:159
char & StackMapLivenessID
StackMapLiveness - This pass analyses the register live-out set of stackmap/patchpoint intrinsics and...
char & FuncletLayoutID
This pass lays out funclets contiguously.
FunctionPass * createCodeGenPrepareLegacyPass()
createCodeGenPrepareLegacyPass - Transform the code to expose more pattern matching during instructio...
char & RemoveRedundantDebugValuesID
RemoveRedundantDebugValues pass.
FunctionPass * createBasicAAWrapperPass()
char & DetectDeadLanesID
This pass adds dead/undef flags after analyzing subregister lanes.
char & StackColoringID
StackSlotColoring - This pass performs stack coloring and merging.
char & PostRAMachineSinkingID
This pass perform post-ra machine sink for COPY instructions.
FunctionPass * createDwarfEHPass(CodeGenOptLevel OptLevel)
createDwarfEHPass - This pass mulches exception handling code into a form adapted to code generation.
FunctionPass * createRegAllocScoringPass()
When learning an eviction policy, extract score(reward) information, otherwise this does nothing.
Code generation optimization level.
Definition: CodeGen.h:54
ModulePass * createMachineOutlinerPass(bool RunOnAllFunctions=true)
This pass performs outlining on machine instructions directly before printing assembly.
const void * AnalysisID
Definition: Pass.h:50
char & StackSlotColoringID
StackSlotColoring - This pass performs stack slot coloring.
char & EarlyIfConverterID
EarlyIfConverter - This pass performs if-conversion on SSA form by inserting cmov instructions.
FunctionPass * createExpandLargeDivRemPass()
Pass * createMergeICmpsLegacyPass()
Definition: MergeICmps.cpp:913
char & ProcessImplicitDefsID
ProcessImpicitDefs pass - This pass removes IMPLICIT_DEFs.
ModulePass * createCheckDebugMachineModulePass()
Creates MIR Check Debug pass.
ImmutablePass * createTargetTransformInfoWrapperPass(TargetIRAnalysis TIRA)
Create an analysis pass wrapper around a TTI object.
ImmutablePass * createTypeBasedAAWrapperPass()
FunctionPass * createMIRProfileLoaderPass(std::string File, std::string RemappingFile, sampleprof::FSDiscriminatorPass P, IntrusiveRefCntPtr< vfs::FileSystem > FS)
Read Flow Sensitive Profile.
FunctionPass * createCFIFixup()
Creates CFI Fixup pass.
char & MachineCSEID
MachineCSE - This pass performs global CSE on machine instructions.
Definition: MachineCSE.cpp:165
FunctionPass * createVerifierPass(bool FatalErrors=true)
Definition: Verifier.cpp:7486
void initializeBasicAAWrapperPassPass(PassRegistry &)
MachineFunctionPass * createMachineFunctionPrinterPass(raw_ostream &OS, const std::string &Banner="")
MachineFunctionPrinter pass - This pass prints out the machine function to the given stream as a debu...
Pass * createLoopStrengthReducePass()
char & LiveVariablesID
LiveVariables pass - This pass computes the set of blocks in which each variable is life and sets mac...
FunctionPass * createExpandReductionsPass()
This pass expands the reduction intrinsics into sequences of shuffles.
MachineFunctionPass * createMachineFunctionSplitterPass()
createMachineFunctionSplitterPass - This pass splits machine functions using profile information.
void call_once(once_flag &flag, Function &&F, Args &&... ArgList)
Execute the function specified as a parameter once.
Definition: Threading.h:87
MachineFunctionPass * createResetMachineFunctionPass(bool EmitFallbackDiag, bool AbortOnFailedISel)
This pass resets a MachineFunction when it has the FailedISel property as if it was just created.
char & VirtRegRewriterID
VirtRegRewriter pass.
Definition: VirtRegMap.cpp:227
FunctionPass * createReplaceWithVeclibLegacyPass()
FunctionPass * createLowerConstantIntrinsicsPass()
char & FinalizeISelID
This pass expands pseudo-instructions, reserves registers and adjusts machine frame information.
FunctionPass * createRegUsageInfoPropPass()
Return a MachineFunction pass that identifies call sites and propagates register usage information of...
FunctionPass * createPartiallyInlineLibCallsPass()
char & UnreachableMachineBlockElimID
UnreachableMachineBlockElimination - This pass removes unreachable machine basic blocks.
char & MachineBlockPlacementID
MachineBlockPlacement - This pass places basic blocks based on branch probabilities.
char & TwoAddressInstructionPassID
TwoAddressInstruction - This pass reduces two-address instructions to use two operands.
Pass * createCanonicalizeFreezeInLoopsPass()
char & LocalStackSlotAllocationID
LocalStackSlotAllocation - This pass assigns local frame indices to stack slots relative to one anoth...
char & BranchFolderPassID
BranchFolding - This pass performs machine code CFG based optimizations to delete branches to branche...
char & PHIEliminationID
PHIElimination - This pass eliminates machine instruction PHI nodes by inserting copy instructions.
ModulePass * createDebugifyMachineModulePass()
Creates MIR Debugify pass.
FunctionPass * createPrintFunctionPass(raw_ostream &OS, const std::string &Banner="")
Create and return a pass that prints functions to the specified raw_ostream as they are processed.
char & RenameIndependentSubregsID
This pass detects subregister lanes in a virtual register that are used independently of other lanes ...
char & MachineLICMID
This pass performs loop invariant code motion on machine instructions.
char & MachineBlockPlacementStatsID
MachineBlockPlacementStats - This pass collects statistics about the basic block placement using bran...
char & LiveIntervalsID
LiveIntervals - This analysis keeps track of the live ranges of virtual and physical registers.
char & MachineCopyPropagationID
MachineCopyPropagation - This pass performs copy propagation on machine instructions.
char & DeadMachineInstructionElimID
DeadMachineInstructionElim - This pass removes dead machine instructions.
void initializeCodeGen(PassRegistry &)
Initialize all passes linked into the CodeGen library.
Definition: CodeGen.cpp:20
FunctionPass * createMachineVerifierPass(const std::string &Banner)
createMachineVerifierPass - This pass verifies cenerated machine code instructions for correctness.
FunctionPass * createWinEHPass(bool DemoteCatchSwitchPHIOnly=false)
createWinEHPass - Prepares personality functions used by MSVC on Windows, in addition to the Itanium ...
CGPassBuilderOption getCGPassBuilderOption()
InsertedPass(AnalysisID TargetPassID, IdentifyingPassPtr InsertedPassID)
A utility class that uses RAII to save and restore the value of a variable.
The llvm::once_flag structure.
Definition: Threading.h:68